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NANOGAP DEVICE: FABRICATION AND APPLICATIONS
Jun Hyun Han, B.A., M.A.
Marquette University, 2013

A nanogap device as a platform for nanoscale electronic devices is presented. Integrated
nanostructures on the platform have been used to functionalize the nanogap for biosensor and
molecular electronics. Nanogap devices have great potential as a tool for investigating physical
phenomena at the nanoscale in nanotechnology. In this dissertation, a laterally self-aligned
nanogap device is presented and its feasibility is demonstrated with a nano ZnO dot light emitting
diode (LED) and the growth of a metallic sharp tip forming a subnanometer gap suitable for
single molecule attachment.
For realizing a nanoscale device, a resolution of patterning is critical, and many studies
have been performed to overcome this limitation. The creation of a sub nanoscale device is still a
challenge. To surmount the challenge, novel processes including double layer etch mask and
crystallographic axis alignment have been developed. The processes provide an effective way for
making a suspended nanogap device consisting of two self-aligned sharp tips with conventional
lithography and 3-D micromachining using anisotropic wet chemical Si etching. As conventional
lithography is employed, the nanogap device is fabricated in a wafer scale and the processes
assure the productivity and the repeatability. The anisotropic Si etching determines a final size of
the nanogap, which is independent of the critical dimension of the lithography used.
A nanoscale light emitting device is investigated. A nano ZnO dot is directly integrated
on a silicon nanogap device by Zn thermal oxidation followed by Ni and Zn blanket evaporation
instead of complex and time consuming processes for integrating nanostructure. The electrical
properties of the fabricated LED device are analyzed for its current-voltage characteristic and
metal-semiconductor-metal model. Furthermore, the electroluminescence spectrum of the emitted
light is measured with a monochromator implemented with a CCD camera to understand the
optical properties. The atomically sharp metallic tips are grown by metal ion migration induced
by high electric field across a nanogap. To investigate the growth mechanism, in-situ TEM is
conducted and the growing is monitored. The grown dendrite nanostructures show less than 1nm
curvature of radius. These nanostructures may be compatible for studying the electrical properties
of single molecule.

i

ACKNOWLEDGMENTS
Jun Hyun Han, B.A., M.A.

I would like to express my sincere gratitude to my advisor, Dr. Chung Hoon Lee, for his
constant inspiration, valuable guidance, and support throughout my studies and research work.
Special thanks are made to Dr. Kyuil Kim, Dr. Raymond A. Fournelle, Dr. Fabien J. Josse, and
Dr. John Borg for their helpful discussion and encouragement. The assistance and suggestions of
my colleagues, especially, Benyamin Davaji, Andrew Kolb, Hyejeong Bak, Robert Blise, and
Michael Ziwisky greatly appreciated.
Finally, I would like to thank my dear wife, Hyunkyung Jeun, my daughters, Hyerin and
Hyeju, and my parents for their love, patience, understanding and help in pursuing and
accomplishing this work.

ii
TABLE OF CONTENTS
ACKNOWLEDGMENTS ................................................................................................................ i
TABLE OF CONTENTS................................................................................................................. ii
LIST OF FIGURES ........................................................................................................................ iv
1.

2.

INTRODUCTION ................................................................................................................... 1
1.1

Nanoscale science and engineering.................................................................................. 1

1.2

Nanogap device................................................................................................................ 3

1.3

Recent work on nanogap devices ..................................................................................... 4

1.3.1

Mechanical pulling................................................................................................... 4

1.3.2

Electron beam lithography ....................................................................................... 5

1.3.3

Electrochemical deposition ...................................................................................... 6

1.3.4

Focused ion beam (FIB) ........................................................................................... 7

1.3.5

Electromigration ...................................................................................................... 8

1.4

Our method .................................................................................................................... 10

1.5

Chapter outline ............................................................................................................... 12

NANOSCALE DEVICE FABRICATION ............................................................................ 13
2.1

Top-down and bottom-up .............................................................................................. 13

2.2

Lithography .................................................................................................................... 15

2.2.1

Photolithography .................................................................................................... 15

2.2.2

Nanoimprint ........................................................................................................... 17

2.2.3

Scanning probe lithography ................................................................................... 19

2.2.4

Soft lithography ..................................................................................................... 21

2.3

2.3.1

Dry etching............................................................................................................. 25

2.3.2

Bulk micromachining............................................................................................. 27

2.4

3.

Etching and bulk micromachining ................................................................................. 24

A novel method for accurate crystallographic axis alignment ....................................... 31

2.4.1

Optical method for grating pattern alignment ........................................................ 32

2.4.2

Fabrication of high aspect ratio trenches ............................................................... 36

2.4.3

Analysis of undercut effect in deep trench fabrication .......................................... 38

NANOGAP DEVICE FABRICATION................................................................................. 43
3.1

Device design ................................................................................................................. 45

3.2

Process development ...................................................................................................... 47

iii

4.

3.3

Device fabrication .......................................................................................................... 54

3.4

Tip sharpening of nanogap device ................................................................................. 61

APPLICATIONS ................................................................................................................... 64
4.1

4.1.1

The properties of ZnO for LED ............................................................................. 64

4.1.2

Synthesizing of nano ZnO dot across nanogap ...................................................... 67

4.1.3

Experimental methods and results for nano ZnO dot LED .................................... 71

4.1.4

Conclusion ............................................................................................................. 83

4.2

5.

ZnO light-emitting diode (LED) based on nanogap device ........................................... 64

Nanogap formed by field-induced atomically sharp tips ............................................... 84

4.2.1

Suspended single nanostructure ............................................................................. 85

4.2.2

Device fabrication for studying a growth mechanism with in-situ TEM............... 90

4.2.3

Experimental method and results for in situ TEM of nanostructure growth .......... 93

4.2.4

Nanostructure growth mechanism ......................................................................... 98

4.2.5

Conclusion ........................................................................................................... 100

CONCLUSION .................................................................................................................... 101

BIBLIOGRAPHY ........................................................................................................................ 104
APPENDIX A Labview Code .................................................................................................... 118
APPENDIX B Published Journal Papers ..................................................................................... 121

iv
LIST OF FIGURES
Fig. 1.1 Schematic illustration for nanogap formation by using the mechanical pulling method.... 5
Fig. 1.2 Schematic illustration of nanogap forming by electrochemical deposition. (a) Initial
metal electrode defined by lithography. (b) Metal tips forming nanogap by electrochemical
deposition showing large radius of curvature. ................................................................................. 7
Fig. 1.3 Schematic illustration of a nanogap forming with FIB. (a) Initial metal nanowire
defined by lithography. (b) Formed nanogap on nanowire after nanowire machining by 12nm
ion beam. .......................................................................................................................................... 8
Fig. 1.4 Schematic illustration of nanogap formation with electromigration. (a) Initial nanowire
defined by EBL. DC is biased on electrode for generation Joul heating. (b) Formed nanogap by
electromigration. .............................................................................................................................. 9
Fig. 2.1 Schematic illustration of top-down and bottom-up approach. .......................................... 14
Fig. 2.2 Top-down approach for nanoscale device fabrication ...................................................... 15
Fig. 2.3 Overall process of photolithography ................................................................................ 16
Fig. 2.4 Schematic illustration of nanoimprint lithography (NIL). The process consists of
pressing the mold for transferring the mold pattern to the resist, removing the mold, and the
anisotropic etching for removing residues on the surface of the substrate. ................................... 18
Fig. 2.5 Schematic illustration for measurement principle of AFM .............................................. 20
Fig. 2.6 Fabricated nanoscale device using anisotropic wet etching : (a) 80nm width and 50nm
thickness silicon nanowire, (b) Silicon AFM probe showing atomically sharp tip. ...................... 27
Fig. 2.7 Schamatic illustration of a silicon wafer etched by anisotropic wet chemical etchant :
(a) Etched structure for (100) wafer bounded by {111} planes, and (b) Etched structure for
(110) wafer having four vertical {111} planes and two slanted {111} planes. ............................. 31
Fig. 2.8 Rectangular gratings on (100)-oriented wafer after anisotropic wet cheminal etch.
(a) An overview of gratings bounded by (111) plane with 12-hour long etch using 30% KOH at
70°C. (b) Close-up view of a grating showing atomically smooth (111) planes. .......................... 33
Fig. 2.9 Schmatic illustration of alignment of grating on wafer and optical mask. (a) Misaligned
mask to the etched grating. (b) Aligned mask to the crystallographic axes. (c) Single grating cell
describing the parameters of the grating. (d) Close-up view of the overlapped area for
calculation for fine alignment. ....................................................................................................... 36
Fig. 2.10 Grating pattern for deep trenches on (110)-oriented wafer with [111] major flat .......... 37
Fig. 2.11 Fabricated array of deep trenches on (110)-oriented wafer. (a) Top view of the 1500
trenches. (b) Close-up view of (a). (c) Cross-sectional overview of the trenches. (d) Close-up
view of (c). ..................................................................................................................................... 38

v
Fig. 2.12 Printed series of grating aligned along the pre-etched [111] direction on (110) oriented wafer. Each grating is 0.05° rotated successively up to ±1°. ........................................... 39
Fig. 2.13 The achievable maximum trench depth for a 2µm trench width and a 4µm pitch
gratings by misalignment and (111) etch rate. (a) Schamatic illustration of {hkl} plane
underetch front along the [110] direction with misaligned gratings. (b) Etched depth as
function of misalignment angle and non-zero (111) planes etch rate. .......................................... 41
Fig. 2.14 SEM images of 80µm depth trench for analyzing misalignment. (a) Top of the wall.
(b) Bottom of the wall. ................................................................................................................... 42
Fig. 3.1 Schematic illustration of nanogap formed by two sharp vertexes. (a) Nanogap device
consisted of two planar metallic electrodes. (b) Close-up view of (a) showing rounded tips on
which a few of nanomaterials are attached. ................................................................................... 43
Fig. 3.2 The design concept of the nanogap device presented in this work. (a) Typical AFM
probes consisted of a cantilever and an atomically sharp tip. (b) The arrayed AFM probes facing
each other with a nanometer gap. .................................................................................................. 45
Fig. 3.3 Schematic illustration of SOI wafer for fabricating the suspended nanogap device ........ 46
Fig. 3.4 Schematic illustration of aligning designed nanogap device ............................................ 47
Fig. 3.5 Schematic illustration for applying unique double-layer etch mask in fabrication .......... 49
Fig. 3.6 Thickness of silicon dioxide grown at 960°C in a quartz furnace .................................... 52
Fig. 3.7 Schematic illustration of KOH etching system for uniform temperature and concetration
distribution of KOH solution. The system is composed of a heat exchanger, thermal insulator, DI
water, quartz beaker, and copper coil. ........................................................................................... 53
Fig. 3.8 Top view and sectional view of the first patterning of the nanogap device. (a) First
lithography step for silicon nitride etching. (b) Etched silicon nitride for defining structure of the
nanogap device fabricated by anisotropic wet chemical etching. .................................................. 54
Fig. 3.9 Device fabrication process for first etch window. (a) Photoresist pattern defining silicon
oxide etching area with BOE. (b) After etching of silicon dioxide in area “a”, top silicon is
exposed for first anisotropic etching. ............................................................................................. 56
Fig. 3.10 Etched profile of first KOH etch. The silicon etching is stopped at the boundary which
is formed by {111} planes and manually stopped in the <100> directions by removal of the
etchant. ........................................................................................................................................... 57
Fig. 3.11 The process of the third lithography step defining the etch-window for the second
silicon etching. (a) Third pattern by an optical lithography (b) The exposed silicon after silicon
nitride etching with BOE. .............................................................................................................. 58
Fig. 3.12 The profile of the fabricated nanogap device. The device layer is perfectly suspended
from the handle wafer, and the buried oxide physically supports the electrical pads. ................... 58
Fig. 3.13 The relationship between nanogap size and undercut in the [100] direction. ................. 59

vi
Fig. 3.14 Scanning electron microscope images of various fabricated nanogap devices. (a) and
(c) overall device image. (b) and (d) close-up of tips of nanogap device ...................................... 60
Fig. 3.15 Second silicon etching for tip sharpening with low temperature silicon oxidation. (a)
The schematic illustration for etching stop and remaining silicon. (b) SEM image of the device
resulting from intentionally stoppping the second KOH etch. ....................................................... 61
Fig. 3.16 SEM image of the fabricated silicon nanogap devices sharpened by low-temperature
oxidation approach. ........................................................................................................................ 63
Fig. 4.1 Cross sectional views for ZnO nanodot forming process. (a) Initial silicon nanogap
device. (b) Evaporated Ni on the device. (c) Evaporated Zn on Ni film. (d) ZnO formation by Zn
oxidation. ....................................................................................................................................... 69
Fig. 4.2 SEM image of the fabricated nano ZnO dot. (a) Initial nanogap device. (b) The nanogap
device thermally oxidized after Zn evaporation. ........................................................................... 70
Fig. 4.3 SEM image of ZnO film. (a) Top view of dense ZnO film. (b) Cross-sectional view of
Ni and ZnO layer after thermal oxidation. ..................................................................................... 70
Fig. 4.4 XRD data of the ZnO formed by thermal oxidation of metallic Zn film. The data shows
ZnO diffraction peaks confirming the conversion of Zn film to ZnO film, and a Ni peak
underneath ZnO film. ..................................................................................................................... 71
Fig. 4.5 Experimental set up for measuring low current with an HP4145 A semiconductor
analyzer .......................................................................................................................................... 73
Fig. 4.6 The chamber for measuring electrical isolation and conductivity between the electrical
pad and the handle wafer of the fabricated nanogap device. ......................................................... 73
Fig. 4.7 Schematic illustration of the measurement set-up for measuring leakage current
between electrical pads and handle wafer and for checking electrical isolation ............................ 74
Fig. 4.8 Basic electrical properties of metallic nanogap (30nm Nickel deposited on the silicon
nanogap). (a) Electrical conductivity at an electrical pad, (b) Electrical leakage between an
electrical pad and a hadlewafer after blank evaporation. ............................................................... 74
Fig. 4.9 Schematic illustration of the experimental setup for investigating electroluminescence
of nano ZnO dot. ............................................................................................................................ 75
Fig. 4.10 Visible emitted light from the nano ZnO dot with DC bias in microscope. (a) Nanogap
device on which ZnO is integrated before biased. (b) Nanogap device showing photon emission.
....................................................................................................................................................... 76
Fig. 4.11 Schematic illustration of typical monochromator having CCD camera for spectroscopy.
....................................................................................................................................................... 77
Fig. 4.12 Schematic illustration of the experimental setup for determining the spectrum of the
light from the nano ZnO dot .......................................................................................................... 78

vii
Fig. 4.13 Measured electroluminescence at 1µA bias from nano ZnO dot between metallic
nanogap. ......................................................................................................................................... 79
Fig. 4.14 A M-S-M model fit of a measured I-V charateristics from the nano ZnO dot across
nanogap. ......................................................................................................................................... 80
Fig. 4.15 A M-S-M model of the nano ZnO dot device. Energy band diagram of Ni-ZnO-Ni
under a DC bias.............................................................................................................................. 81
Fig. 4.16 Measured light intensity from a nano ZnO dot light emitter. The inset shows photon
counts per second. .......................................................................................................................... 83
Fig. 4.17 Experimental setup for nanostructure growth in air and at room temperature by DC
current bias ..................................................................................................................................... 86
Fig. 4.18 Ni/ZnO coated nanogap tip fabricated by thermal Zn oxidation .................................... 86
Fig. 4.19 Nanoscale structure growth between the nanogap under high electric field. (a) The tips
forming the nanogap are covered with Ni/ZnO. Initially, a nanogap exists at this stage. (b) A DC
bias of 1nA is applied across the nanogap while monitoring the voltage change. (c) SEM image
of the device after the DC bias. (d) Magnified SEM view of the nanogap in (c). A visible single
nanostructure is bridged across the initial tips. .............................................................................. 87
Fig. 4.20 Grown nanostructure across initial 50nm nanogap. (a) SEM image of 50nm initial gap
device. (b) Monitored voltage respect to the time with 1nA DC bias. (c) Overview of grown
nanostructure. (d) Magnified grown nanostructure induced by electric field. ............................... 88
Fig. 4.21 SEM images of nanostructures grown between the nanogaps. Four different nanogaps
show different asymmetric shaped of nanostructures. The initially narrow nanogap device in (d)
shows growth of the multi nanostructures. .................................................................................... 89
Fig. 4.22 I-V curve of the device shown in Fig. 4. 18. The I-V data show typical M-S-M
junction characteristic, which is back-to-back Schottky diode. ..................................................... 90
Fig. 4.23 SEM images for Ni deposited nanogap device. (a) Overview of fabricated suspended
metallic nanogap device. (b) A close-up SEM view of the metallic nanogap. .............................. 91
Fig. 4.24 Schematic illustration for sectional view of nanogap device on which silicon nitride is
deposited and nickel is evaporated. ............................................................................................... 93
Fig. 4.25 Nanogap device for in-situ TEM. (a) Nanogap device and the device holder for stable
installation to the TEM holder. (b) The installed nanogap device on the TEM holder. ................ 94
Fig. 4.26 Schamatic illustration of measurement set-up for metal ion transfer growing of the
dendrite nanostructure across nanogap. ......................................................................................... 95
Fig. 4.27 In-situ TEM images of the growth of the nanostructure with 10nA bias across
nanogap. The bias polarity is indicated on the tips. (a) Ni nanogap at the beginning of current
bias, (b) Dendrite nanostructure starting to grow, (c) Further growth of the nanostructure, (d)
Fully grown nanostructure between tips. ....................................................................................... 96

viii
Fig. 4.28 Measured DC bias during in-situ experiments for growing the nanostructure.
(a) Current profile across nanogap, (b) Voltage drop across the nanogap. .................................... 96
Fig. 4.29 The nanostructure length and growth rate with respect to the DC bias time. (a) Linearly
increasing length of nanostructure between metallic tips. (b) Growth rate of nanostructure with
respect to the time. ......................................................................................................................... 97
Fig. 4.30 EFTEM analysis image for the grown nanostructure in Fig. 4. 27. (a) TEM image
focused on one of the nanostructure grown, (b) Carbon element in the nanostructure, (c) Ni
element in the nanostructure. ......................................................................................................... 98
Fig. A. 1 Parameter control screen for HP 4145 A ...................................................................... 118
Fig. A. 2 Internal programs for HP 4145 A ................................................................................. 119
Fig. A. 3 Parameter control screen for Keithley 2400 source/meter ............................................ 119
Fig. A. 4 Internal programs for Keithley 2400 source/meter ....................................................... 120

1

1. INTRODUCTION
For many years, the interest in nanoscale materials and devices has been increasing.
Much work has been performed to develop fabrication methods and to apply nanoscale devices in
diverse fields. Work has been done to interpret physical phenomena such as the quantum effect
(Mao, Li, Wu, & Xu, 2009; Romeike, Wegewijs, Hofstetter, & Schoeller, 2006; Shin et al., 2011),
plasmon (Larsson, Alegret, Kall, & Sutherland, 2007; Quinn et al., 2000), and ballistic transport
(Kong et al., 2001), which occur only at nanoscale level (10-9 m), which is equivalent to the size
of an atom or a molecule. Also, the interpreted phenomena have been applied in various fields
including electronics, material science, biology and chemistry. In this work, a novel fabrication
method for the suspended nanogap device is presented, which could be used as a platform for
nanoelectronics. Some of the applications based on the nanogap device are also investigated.
1.1 Nanoscale science and engineering

The nanotechnology recently applied in numerous science and engineering fields is not a
new discipline. The origin is in a lecture given by Richard Feynman at the annual meeting of the
American Physical Society in 1959 (Feynman, 1992). In this speech, he highlighted the
possibility of manipulations and machining of materials in the atom or the molecular level and
emphasized effectiveness and efficiency of this small world. In 1974, Norio Taniguchi was the
first person to use the term “Nanotechnology” for explaining the preciseness and fineness on the
order of 1nm, 10-9 meter in length (N. Taniguchi, 1974). After that, with the development of
microelectromechanical systems (MEMS), the various fabrication methods for realizing a system
or a device in micro or nanoscale have been developed and numerous devices have been designed
and fabricated in various fields.
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One interesting outcome in nanotechnology is a nanowire having a diameter of
nanometer size, equivalent to about one thousandth the diameter of a human hair. Metal
nanowires and semiconductor nanowires are applied in electronics, photonics, sensors, and
energy applications. This is because the unique physical properties such as thermoelectric
properties, quantum size effects and sensitivity arising from the large surface to volume ratio are
exhibited, which are different from these of bulk material (Soci et al., 2010). As an example, X.
Duan reported a nanoscale field-effect transistor with a single crystal indium phosphide nanowire
(Duan, Huang, Cui, Wang, & Lieber, 2001) . Also, a single crystal silicon nanowire doped with
boron or phosphorus could be used as building blocks for a passive diode and active bipolar
transistor (Cui & Lieber, 2001). These results proved that the nanowires could apply to nanoscale
electronics without the complex processes used in the semiconductor industry, since they can
transfer electrons and holes. Since the nanowires have a large surface to volume ratio, promising
high sensitivity, and the size of the nanowire is similar to the size of the species being sensed,
nanowire sensors have also attracted much attention. For example, SnO2 nanowires for detecting
10 ppm hydrogen gas have been developed (B. Wang, 2008). Similarly, a CuO nanowire was
tested as a CO gas detector (Liao et al., 2009). In these experiments, the change of electrical
conductance or resistance of the fabricated sensor was measured to detect a gas. The sensitivity of
nanowire to light allows for the application to photo detectors. A report on a photodetector using
ZnO nanowire was presented (Kind, Yan, Messer, Law, & Yang, 2002). According to this work,
the conductivity of ZnO nanowires shows magnificent current change to incident of specific ultra
violet light at 365nm, corresponding to the ZnO band gap.
To overcome the limitation of miniaturization in the semiconductor industry, many
researchers have started to consider several conceptually new materials and structures from the
molecular scale point of view. One of the progressive fields is molecular electronics, which uses
electron and hole transport in single organic molecules connected to two electrodes (Tsutsui &
Taniguchi, 2012). The first basic design of molecular electronics is a molecular rectifier,
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mimicking a semiconductor p-n junction (Aviram & Ratner, 1974). Their work presented the
feasibility of using a single molecule as a building block in electronics. Following these results,
research for switches, diodes, and transistors using the single molecule has been performed by
many scientists. This research has been made to understand a change in electrical properties of
various single molecules by controlling metal molecule contact and stimuli such as electric field
and light. Applying nanotechnology in electronics will lead to the creation of new components
that operate faster, have higher sensitivity, consume less power, and can be packed to higher
densities.
1.2 Nanogap device

Although various approaches for synthesizing nanomaterials such as nanowires,
nanoparticles, and carbon nanotubes have been developed, there are still some challenges for
understanding their electrical, optical and thermal properties, as well as employing nanoscale
structures and materials in electronic devices. The existing challenges to use nanomaterials for
developing new electric components are basically related to two questions. How do materials at
the nanoscale integrate with macro or micro devices? How can researchers measure physical or
electrical properties of single molecules and build physically stable devices with nanostructure
and nanoscale materials? Since nanotechnology involves handling the materials at the nanometer
scale, devices or instruments for investigating nanoscale material should allow for manipulating
them at the nanoscale. Metal electrodes for integrating the target nanomaterials are especially
required for understanding their optical and electrical properties. The method for integrating a
nanostructure into a nanoscale device involves establishing a junction between metal electrodes
and the materials. Before the development of nanogap devices, scanning tunneling microscopy
(STM) and atomic force microscopy (AFM) were utilized for studying electrical and optical
properties. Although these methods are useful for interpreting prototype devices in a laboratory, it
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is very difficult to apply this approach to practical devices or chips due to the volume and cost of
the instruments. Therefore, a device that is small enough to integrate a nanoscale material at the
chip level is required. Research for a nanogap device which consists of an electrode with a
nanometer gap separation has already begun. Nanogap devices integrating nanowires, conductive
organics, or metals on metal electrodes have been employed for molecular electronics (Iqbal,
Balasundaram, Ghosh, Bergstrom, & Bashir, 2005; Sapkov & Soldatov, 2013; Tang et al., 2009),
optical plasmonics (Ward, Huser, Pauly, Cuevas, & Natelson, 2010), tunneling based sensors
(Albrecht, 2012; Kubena, Vickers-Kirby, Joyce, Stratton, & Chang, 2000) and bio/chemical
sensors (S. K. Kim et al., 2009; Lohndorf, Schlecht, Gronewold, Malave, & Tewes, 2005) .
1.3 Recent work on nanogap devices

For nearly 20 years, various approaches for fabricating nanogap devices with
nanofabrication methods have been studied. The fabrication methods investigated are classified
into five main types and include mechanical pulling, direct electron beam lithography (EBL),
electrochemical deposition, focused ion beam machining nanowire, and electromigration. This
work has been reported and promising results have been presented. In this chapter, major methods
for fabricating nanogap device are introduced and investigated.
1.3.1

Mechanical pulling

The mechanical pulling method for fabricating two facing gold electrodes was reported
by M. A. Reed et al. in 1997 (Reed, Zhou, Muller, Burgin, & Tour, 1997). To create the
nanoscale gap with a gold wire, a notched gold wire was installed on a bending beam using glue
contacts for fixing it in place as shown in Fig. 1. 1. The beam was supported with pizo elements
and counter supports. All of the components were immersed in benzene-1, 4-dithol solution in
tetrahydrofuran (THF) creating a nanogap and integrating a molecule simultaneously.
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Fig. 1.1 Schematic illustration for nanogap formation by using the mechanical pulling
method.
The gold wire was stretched by a pizo element until breakage to form a separated tip at
room temperature. After the breakage, the monolayer was self-assembled for establishing a
junction between the tips. The current-voltage characteristic and conductance of the molecule
integrated to gold wire by self-assembly method was measured. Although the method was very
useful for understanding of electronic transport at a molecular scale, the number of molecules
forming a junction with the gold electrode was ambiguous due to uncontrolled curvature of the
radius. Futhermore, the kinds of applied target materials were limited since the self-assembly
method was employed for integrating materials such as atoms or molecules to the gold wire. Due
to the existence of a driving unit for breaking gold wire, direct imaging for measuring physical
size of fabricated nanogap was another challenge.
1.3.2

Electron beam lithography

Electron beam lithography (EBL), based on charged particle-beams, is a high resolution
patterning technique. The focused electrons having high energy are used to expose electron
sensitive resist like polymethyl methacrylate (PMMA). The patterning is started with coating the
substrate with a layer of electron resist, PMMA, and then exposing the layer to an electron beam
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in a targeted area with a software mask instead of a physical mask. The energetic electron beam
breaks bonds with PMMA so that The PMMA can be dissolved in some chemicals.
The work applying direct EBL to nanogap fabrication was reported by M. D. Fischbein in
2006 (Fischbein & Drndic, 2006). Fischbein presented a strategy for controlling the electron back
scattering, which affected the critical dimension of the printed pattern. In order to reduce the back
scattering, a silicon nitride (SixNy) thin film was used as a substrate. The pattern defined by EBL
was utilized for metal deposition, and lift off was performed to remove undesired metal by
dissolving the patterned resist underneath the metal. The merit of this method is that a nanogap
that is only a few nanometers in size is fabricated without additional processes. Although the EBL
offers a high resolution pattern, it is a time consuming process which is not acceptable for wafer
scale fabrication. Mass production and repeatability is another challenge.
1.3.3

Electrochemical deposition

The methods of electrochemical deposition combined with conventional optical
lithographic technology provided a simple, reproducible and controllable nanogap (F. Chen, Qing,
Ren, Wu, & Liu, 2005; Narang, Reddy, Saxena, Gupta, & Gupta, 2012; Umeno & Hirakawa,
2005). The large initial gaps between metal electrodes on a Si or glass substrate were fabricated
through lithography and either a lift off process or metal etching as shown in fig 1.2 (a). The gaps
were then narrowed down to a nanometer scale with electrochemical deposition on the fabricated
electrodes as shown in Fig. 1.2 (b). In order to control the size of the gap, resistance or voltage
change was monitored, and the process was stopped when the monitoring signal reached a
predetermined value. The method provided a gap that was tens of nanometers wide. However,
since deposited metal was added to the initial metal nanogap, it was difficult to fabricate an
atomically sharp nanogap, which is required in molecular electronics. Also, the method fabricates
electrodes having rough surfaces since the plating results in large grain size for the gold.
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Furthermore, as the electroplating of gold requires cyanide material, which needs special care for
handling and pH control, to prevent the generation of highly toxic hydrocyanic acid. These
requirements result in an environmentally unfriendly process.

Fig. 1.2 Schematic illustration of nanogap forming by electrochemical deposition. (a)
Initial metal electrode defined by lithography. (b) Metal tips forming nanogap by
electrochemical deposition showing large radius of curvature.
1.3.4

Focused ion beam (FIB)

The focused ion beam (FIB) developed in the 1970s has been applied in diverse fields
including localized milling, deposition of material, surface modification, and imaging of materials
with high performance ion beams. Especially in the MEMS, the technique has demonstrated its
capability for rapid prototyping of complex 3D structures at the micro or nanoscale (C. Kim, Ahn,
& Jang, 2012). The principle of the method is that when the ion beam is directed onto a target
solid surface, all surface atoms will receive energy. If the energy is bigger than the surface
binding energy, the surface atoms will be sputtered.
The fabrication of a nanogap using FIB has been performed by T. Nagase in 2006
(Nagase, Gamo, Kubota, & Mashiko, 2006). Their process consisted of two steps. The first step
was to form a nanowire that was 50nm wide and 200nm long on a patterned electrode using
lithography as shown in Fig. 1. 3 (a). In the second step for fine machining, the wire is irradiated

8
using a 12nm diameter ion source and a line scan with real time monitoring. Finally, nanogaps of
3~6nm are fabricated as shown in Fig. 1. 3 (b) and the author claims that the yield is about 90%.

Fig. 1.3 Schematic illustration of a nanogap forming with FIB. (a) Initial metal nanowire defined
by lithography. (b) Formed nanogap on nanowire after nanowire machining by 12nm ion
beam.

Although the FIB allows for fabrication of the nanometer sized nanogaps and controlled
position with the in situ monitoring milling step, the fabricated nanogap top surface is rough due
to redeposition of milled material. Also, for fine nanogap creation, the number of parameters has
to be precisely controlled. These interacting parameters which determine the gap size and
geometrical properties include scan strategy, ion energy, ion current and dwell time.
1.3.5

Electromigration
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The electromigration method for generating a nanogap at the nanometer scale uses
electron wind force to break nanowires. Generally, electromigration has been studied in order to
understand the failure mechanism of thin metal wires broken under a large current density over a
long period of time in an integrated circuit. The phenomenon is a complex interaction that is
affected by several variables, including the size and material of interconnection, current density,
and temperature. At high current densities, the motion of electrons is equivalent to the electron
wind, which involves the transfer of momentum. The motion forms an electron stream flowing
through a metal to a scattering center embedded in the metal (Hesketh, 1979). The metal atom
gains momentum from collisions with conducting electrons and starts its motion along the
direction of the electron wind. As a result, the migrating atoms leave behind vacancies, and the
combination of these vacancies gives rise to the formation of a void at the cathode. The migrating
atoms accumulate toward of the anode, forming hillocks.

Fig. 1.4 Schematic illustration of nanogap formation with electromigration. (a) Initial
nanowire defined by EBL. DC is biased on electrode for generation Joul heating.
(b) Formed nanogap by electromigration.
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This method is advantageous for fabricating nanogap based on existing nanoscale wires
or nanostructures between metal electrodes as shown in Fig. 1. 4 (a). However, the fabrication of
the nanowire or the nanoscale structure is another challenge. It is usually complex and time
consuming, using processes such as electron beam lithography (Strachan et al., 2005). When the
initial thickness of the lithographically defined electrode is not fine enough, the nanogap created
using electromigration has an irregular shape, and controlling the size and position of the nanogap
is tedious work (Hadeed & Durkan, 2007) .
1.4 Our method

As mentioned in previous sections, the nanogap device is an important component of a
device for understanding electronic properties of nanoscale materials and for constructing a
nanoscale device using nanoscale materials. However, previous devices have demonstrated some
limitations when connecting single molecules or single nanowires to the fabricated devices, since
the devices have large radius of curvature tips, although the size of the gap is proper for the single
molecule size. The rounded electrode offers only a chance connection of a few materials since the
width of the material is smaller than the curvature of radius of electrode. Also, the devices
fabricated on silicon substrates which are insulated by silicon oxide or silicon nitride affect the
measurement of electrical or optical properties, due to the interaction between target materials
and substrates.
A new method to overcome drawbacks of other methods is required for realizing the
integration of a single nanostructure. The method presented in this work employs conventional
lithography and 3-D micromaching using anisotropic wet chemical etching of silicon for
suspended nanogap devices. The processes developed and the fabricated nanogap device have
following unique properties :
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a. Photolithography, which allows fast pattern transfer, is used since the final nanogap size
is not affected by the resolution of applied lithography, but rather determined by silicon
etching for a specified time.
b. Since photolithography is the industrial standard, the process developed is compatible
with the complementary metal-oxide-semiconductor (CMOS) fabrication process.
c. Since the size of the nanogap is determined by a self-terminated (111) plane etching and
(100) plane etching, the critical dimension limitation of optical lithography is overcome
to create nanoscale devices.
d. Since the fabricated electrode consists of 3 planes, one (111) plane and two (100) planes,
a self-aligned zero dimensional sharp tip can be obtained.
e. The 3-D micromachining allows fabrication of the suspended nanogap device using a
silicon-on-insulator (SOI) wafer.
f.

The suspended nanogap device allows blanket metal evaporation instead of metal etching
or lift-off resulting in complex processes, so various metal and organic materials can be
deposited on the silicon nanogap device.

g. The suspended nanogap device minimizes the leakage current occurring between metal
electrodes and a substrate or between a target material and a substrate.
h. Since the suspended nanogap device allows direct integration of a semiconductor
material, ZnO, across the nanogap, time consuming and laborious work is not needed for
integrating nanostructure into the fabricated nanogap device.
i.

The fabricated device is acceptable for direct imaging with TEM since the machining of
the handle wafer of SOI does not affect physical stability of the suspended nanogap
device.
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1.5 Chapter outline

In chapter 2, the fabrication methods, including lithography and etching, for nanoscale
devices will be introduced. Although the methods came from MEMS technology, the techniques
have been developed to realize nanoscale devices. The method for accurate alignment of
lithographically defined patterns to the crystalline axes of the substrate will be investigated for
achieving etching resolution and uniformity in fabrication of a nanoscale device.
In chapter 3, the suggested fabrication process for a suspended nanogap device will be
presented. For realizing suspended nanogaps using 3D micromachining, the device design,
process development, device fabrication, and tip sharpening with low temperature thermal
oxidation will be described in detail. The anisotropic wet etching for silicon machining using the
unique double layer etch mask is applied.
In chapter 4, the applications of a suspended nanogap device will be presented. The
mechanism of forming a sub-nanometer scale, atomically sharp tip by induced electric field is
defined, and an experimental set up for forming an atomically sharp tip based on suspended
nanogap devices will be described. Also, a practical light emitting diode (LED) device using nano
zinc oxide (ZnO) dot based on the suspended nanogap device will be presented. The nano ZnO
dot is directly grown across a suspended nanogap and the light emission mechanism and electrical
characteristics of the device will be explained with a metal-semiconductor-metal model.
Finally, in chapter 5, the results of the previous chapters will be summarized and future
work presented.
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2. NANOSCALE DEVICE FABRICATION
As the scale of a nanoscale device corresponds to the size of an atom or molecule, the
fabrication method should consider how to integrate and locate the tiny materials at an exact
position in the device. Also, many unconventional lithographic techniques have been developed
and applied to realize the devices at nanoscale. In this chapter, the method developed for
patterning nanoscale structure, categorized as a top-down and bottom-up approach, will be
presented. The top-down approach includes conventional photolithography, deposition and
etching to fabricate nanoscale devices based on a bulk substrate. The bottom-up approach uses
non-conventional lithography techniques such as scanning probe lithography and soft lithography
with self-assembly monolayer. This offers an effective way for building nanoscale structures.
Also, an excellent method for crystallographic axis alignment is reported in this chapter. The
optical alignment method developed is an important step in the fabricating of nanoscale devices
with 3-D bulk machining using anisotropic wet chemical etching.
2.1 Top-down and bottom-up

The nanofabrication can be categorized into two main approaches, top-down and bottomup. Fig. 2.1 shows shcematically the concept of both approaches for building nanostructures. The
bottom-up approach, inspired by biological processes using chemical or physical forces to
assemble basic units such as atoms, molecules, proteins, and DNA into larger structures, has been
widely adapted to nanofabrication. The typical bottom-up approach uses chemical processes such
as self-assembly, sol-gel, chemical vapor deposition (CVD), template synthesis, and spays
pyrolysis (Ruiz-Hitzky, Aranda, Darder, & Ogawa, 2011). In sol-gel synthesis, solid particles
(chemical precursors) in a liquid form a gel by dehydration and chemical reaction at low
temperature, 200°C to 600°C. In the gel state, the materials are shaped or applied onto a substrate
by spinning, dipping, or spraying.
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Fig. 2.1 Schematic illustration of top-down and bottom-up approach.

The top-down approach begins with bulk substrates such as Si and glass wafers and
reduce them into smaller and smaller pieces by cutting, etching, and slicing as shown Fig. 2.1.
The approach for fabrication of nanoscale devices is similar to conventional fabrication methods
used by the semiconductor industry and for microelectromechanical systems (MEMS). The
overall process is categorized by three steps as shown Fig. 2.2. The first step is film deposition
using chemical vapor deposition (CVD) and physical vapor deposition (PVD). In this step,
various films including silicon dioxide (SiO2), silicon nitride (SixNy), polysilicon, and metals are
deposited for various purposes. The deposited film is utilized as an etch mask, an electrode, an
insulator, or structure supporter, depending on the mechanical, electrical, and chemical propeties
of the film. After deposition, in order to transfer patterns on the layer, lithography is performed.
The resolution of the features is determined by the resolution of the lithography used. A resist is
coated on the substrate and the required feature is created on the substrate through a development
process in a suitable solution followed by alginment and exposure steps. The remaining resist
layer acts as a etch mask for dry etching or wet etching. The etching makes 3 dimensional
structures having a height, a length and a width in micro or nanoscale onto a subtrate. In this step,
dry etching and wet etching technique can be applied to form designed shapes. These three steps
are continuously repeated until a designed device is produced.
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Fig. 2.2 Top-down approach for nanoscale device fabrication

Although nanofabrication is categorized by top-down and bottom-up approaches, hybrid
nanofabrication, which combines both approaches, is required to integrate systhesized
nanomaterials to functional devices such as sensors and electrical components in real appications
like the ZnO nano dot LED in this work. In the following sub chapters, two steps, lithography and
etching, which mainly determines the quality of nanoscale devcies in fabrication processes, are
discussed.
2.2 Lithography

In nanoscale device fabrication, since most of the geomteric factors including size,
accuracy, and resolution are decided by the resolution or critical dimension (CD) of the applied
lithography, this process is the most important for realizing the designed features and topology.
For microscale devices, the photolithography technique has enough resolution for the fabrication
of devices, but for nanoscale devices, it does not. For more accurate features required for the
nanoscale, many techinques have been developed to surmount the resolution limitation. The
methods replacing photolithography include EBL and other approaches such as nano imprint, soft
lithography, scanning probe lithography and nano ink have been developed.
2.2.1

Photolithography

The most widely used form of lithography for fabrication of structures for the integrated
circuit (IC) and MEMS industry is photolithography. The major advantages of this method are a
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high throughtput and a reproducibility assuring low cost. The overall process is divided into
seven steps and is shown in Fig. 2.3. The most sensitive steps determining the accuracy and
resolution of the fabricated devices are the alignment and the exposure.

Fig. 2.3 Overall process of photolithography

In photolithography, the resolution limit mainly depends on diffraction, and it can be
represented as

( 2. 1 )
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where, λ is the wavelength of the incident light, NA is the numerial aperture of the imaging lens
system, and k1 is an expreimental parameter depending on resist parameters, process conditions,
and mask aligner optics (Madou, 2002). Therefore, an optical lithography system having a
smaller wavelength, larger numerical aperture, and a smaller k1 is required to reduce the
resolution. With the development of optics, G line (436 nm), I line (365nm), KrF (248.3nm), ArF
(193.4nm), F2 (157.6nm), and extreme ultraviolet (EUV, 13.5nm) can be installed onto the
exposure system, and the system using EUV can acheive 16nm resolution (Brunner, 2003). Also,
in order to increase the NA, a lens with low aberration level is required. The process can be
improved by controlling wafer flatness, thinner resist coating, and reducing topography. To
realize low k1, a lot of research has been performed exploring various phase shift mask
approaches (Gueder, Yang, Krueger, Stevens, & Zacharias, 2010; Kwak, Ok, Lee, & Guo, 2012),
off-axis illumination (Y. Kim et al., 2009), subresolution assist feature (Kempsell et al., 2009),
and an optical proximity correction method (Melville et al., 2011).
2.2.2

Nanoimprint

Although many efforts have been made to increase the resolution of phtolithography, the
improvements are accompanied by increased cost, due to a complex photolithography system and
strict management during the resist coating step. The nanoimprint lithography (NIL) is an exellent
alternative for solving the increasing cost in device fabrication. The method applied to production
of compact disks has been developed, and 25nm vias and trenches were fabricated with thermal
nanoimprint lithography (Chou, Krauss, & Renstrom, 1995). The principle of nanoimprint
lithography is simple, having two basic steps. Fig. 2.4 shows the process of the originally
proposed NIL process (Chou, Krauss, & Renstrom, 1996). In the first step, the imprint step, the
pattern of nanostructures on the surface of the mold is transferred to the resist by pressing, and
then the mold is removed. During the imprint step, the resist is heated to a temperature above its
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glass transition temperature to become a viscous liquid being able to flow, and the resist can be
easily deformed into a replica shape to the mold. In the second step, anisotropic etching is
performed for removing the residual resist. Since the method does not use any optics, the
resolution is not limited by the effects of wave diffraction. Generally, PMMA is used as a primary
resist since the material has a small thermal expansion coefficient and small pressure shrinkage
coefficient to offer an exact replica of the mold. The advantages of NIL are high patterning
resolution, high pattern transfer accuracy, 3-D patterning, simplicity in reducing other fabrication
steps, high throughput, and low cost. However, NIL should be performed in a vacuum to reduce
air bubble creation resulting from heating the PMMA. Also, the process needs a contact between
an imprint mold and a wafer. As the mask could be damaged, it has to be changed periodically.

Fig. 2.4 Schematic illustration of nanoimprint lithography (NIL). The process consists of
pressing the mold for transferring the mold pattern to the resist, removing the
mold, and the anisotropic etching for removing residues on the surface of the
substrate.
After the original method was invented, more improved methods have been applied in
device fabrication including grating fabrciations (Chu et al., 2007; Z. Yu, Wu, Chen, & Chou,
2001), fabrication of metal line on plastic substrate (H. Lee, Hong, Yang, & Choi, 2006),
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fabrication of organic light-emitting diodes (Ishihara et al., 2007), and fabrication of nanochannel
for a bio chip (D. Xia, Yan, & Hou, 2012).
2.2.3

Scanning probe lithography

A technology which can directly manupulate a nanomaterial is scanning probe
lithography using AFM. The AFM was originally invented to measure the topology of a surface
with high spatial resolution, known as atomic resolution. The microscope measures a surface
through the deflection of a micro cantilever having an atomically sharp tip on the end of it. The
attractive or replusive force between the tip and the surface varying with the space between the
tip and the surface induces deflection of the cantilever, and the deflection detected by reflecting a
laser beam from the cantilever on to a photodiode is used to image the surface topography by
raster scanning the tip over the surface. The Fig. 2.5 shows the typical AFM probe and operation
process for imaging the surface.
The lithography based on the atomic force microscope uses a sharp probe to heat, scratch,
oxidize or transfer nanomaterials to the surface of substrates for patterning nanoscale features.
The method is an effective method compared to the photolithographic process due to its
simplicity, high resolution, and low cost. One of the methods developed uses a localized electron
source for exposing 200nm PMMA film with a gold coated tip (Majumdar et al., 1992). In this
work, the energy for dissoling polymer chains is supplied by biased voltage between the AFM tip
and the gold coated substrate. The resolution of the method depends on the radius of the tip.
Exposing of the PMMA using AFM lithography results in no mechanical damage and no
chemical modification of a polymer film.
The scratching method with an AFM tip that is fabriated with silicon nitride is another
lithography method using AFM for patterning at the nanoscale on surfaces of III-V
semiconductors (Magno & Bennett, 1997) and conducting polymers (L. Li et al., 2010). In these
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methods, the AFM tip is used for physically scratching the semiconductor and polymer surface
with AFM mechanical contacting force to the surfaces. For sucessful work, the parameters
including the cantilever properties, tip material, substrate condition, and speed of tip have to be
correctly controlled. For example, cantilevers having a large spring constant are useful for
making deeper features, and a sharper tip allows a for narrow features.

Fig. 2.5 Schematic illustration for measurement principle of AFM

Also, AFM lithography is employed for direct modification of thin polymer films on a
substrate by a resisitive heating induced tip (Basu, McNamara, & Gianchandani, 2004; Mamin,
1996). For generating heat on the tip, a piezoresistive cantilever fabricated with silicon that was
doped with boron was used as a substrate in Mamin’s work. For producing nanoscale pits on the
polycarbonate surface, the AFM tip is heated up to 170°C. The concept of the method is extended
to read, write and erase data on a thin polymer film with an array of AFM-type probes, called
Millipede (Vettiger et al., 2002).
The method for directly producing nanostructures on the substrate using AFM
lithography is tip-induced local oxidation on a silicon or metal surface (Avouris, Martel, Hertel,
& Sandstrom, 1998). AFM tip-induced local oxidation is an electrochemical anodiazation based
on biasing between a tip and a surface under ambient conditions. When an AFM probe is brought
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close to the metal or the semicondutor surface and a bias is applied to it, ambient humidity acts as
source of OH- ions for oxidizing the surface. The major parameters for height and width of the
oxide grown are level of biased voltage, AFM tip scanning rate, and concentration of humidity.
Oxide dots, grating and pillars have been reported (Červenka et al., 2006; Mo, Wang, & Bai,
2008; Nemutudi, Curson, Appleyard, Ritchie, & Jones, 2001) for the tip-induced local oxidation
with AFM.
A recently developed lithograhy for transferring molecules to metal surfaces using an
AFM tip is dip pen nanolithography (DPN). In this method, capillary transport of molecules from
the AFM tip to the solid substrate is used to directly write patterns consisting of a relatively small
collection of molecules in submicrometer dimensions (Piner, Zhu, Xu, Hong, & Mirkin, 1999).
When an ink coated AFM tip contacts the surface, a water meniscus natually forms between the
tip and the surface and then the ink moves on the substrate by capillary transport through the
meniscus. The important key for successful DPN patterning is choosing an ink and a substrate
with an appropricate chemical affinity. For example, in the first report with this approach, 1octadecanethiol and Au were used as the ink and substrate. Variables considered for successful
molecular transport include chemical affinity as well as temperature, humidity, contact force of
tip, and scanning speed. An accurate control of these variables allows dots to be obtained, as well
as lines with nanoscale resolution. This method has been used for patterning a molecule
(Ivanisevic & Mirkin, 2001), a protein (Noy et al., 2002), and DNA (Demers et al., 2002).
Futhermore, parallel DPN has been developed for high throughput and increasing area
accessibility (M. Zhang et al., 2002).
2.2.4

Soft lithography

Another alternative method developed for replacing opticallithography is soft lithography
which is a non-photolithographic set of printing methods and uses patterned elastomers as a
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stamp, mold, or mask for fabrication of micro or nano scale structures (Y. Xia & Whitesides,
1998). Soft lithogrpahy is the collective name for the set of techiniques including microcontact
printing (µCP) for self assembly molecules, replica molding (REM), microtransfer molding
(µTM), micromolding in capillaries (MIMIC), and solvent-assisted micromolding (SAMIM).
Since elastomeric materals are used as a stamp, mold, or mask instead of a rigid photomask in
these methods, they can be suited to nonplanar substrates as well as flat substrates. Also, they can
be applied to the flexible substrate made by polymers.
To fabricate a master mold in softlithography, a conventional lithography technique,
micromachining or e-beam lithography is performed with a silicon or a glass substrate. An
elastomeric stamp is cast from the master mold functionalized with silane vapor to protect the
polymer from adhering to the surface of the master. The elastomeric material poured over a
master is cured and released for fabricating a stamp. The typical material for a stamp is
polydimethylsiloxan (PDMS) because it provides a surface that has a low interfacial free energy
allowing easy release from the substrate after stamping, does not react with other chemicals, does
not swell with humidity, has good thermal stability, is isotropic and homogeneous, is optically
transparent down to 300nm, and passes gas easily.
A method for forming patterns of self-assembled monolayers (SAM) on surfaces of
substrates by contact between stamps wetted with an ink of the molecules (alkanethiol) and
substrates is µCP. With this method, only the regions that come into contact with the stamp are
covered with a monolayer of SAM on a gold coated substrate, and unstamped areas remain bare.
Although SAM does not allow the durability to serve as resists for pattern transfer in reactive ion
etching due to its thin thickness, some of the SAM techniques, which are hydrophobic, such as
CH3- and CF3- terminated, one can withstand for wet ecthant since hydrophobic interations
between patterned SAM and a sorrounding aqueous wet etch enhances the barrier properties of
SAM. Therefore, it serves as a resist for wet etching the underlying substrate. Also, µCP is used
to demonstrate a selective atomic layer depostion of TiO2 thin film using chemical vapor
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deposition on patterned alkylsiloxane self-assembled monolayers (M. H. Park, Jang, Sung-Suh, &
Sung, 2004) .
Instead of a pattern of self-assembled monolayers, the approach for patterning organic
materials such as polystyrene and SU-8 is replica modeling (REM). REM is an efficient method
for duplication of the topography including shape, morphology and the structure of the mold. The
fabrication process is similar to µCP in fabricating PDMS molds, but in order to pattern the
inverse shape of the mold, a solidifying process for a liquid precursor poured on the mold is
required. REM is applied in polymer microring resonators (J.K.S. Poon, Yanyi Huang, G.T.
Paloczi, & A. Yariv, 2004), high-aspect ratio polymeric nanopillars (Y. Zhang, Lo, Taylor, &
Yang, 2006) , and 3-D metal patterns with a metal sputtered PDMS mold (Zhao et al., 2009).
Microtransfer molding (µTM) is a form of softlithography and a useful method for
fabricating simple patterns in the nanoscale. A typical µTM procedure has four steps. A liquid
prepolymer is applied to the recessed regions on the mold and the mold is put in conformal
contact with the substrate. The prepolymer is cured by exposure to ultraviolt light and the mold is
peeled off. The residual polymer is removed by oxygen plasma treatment. The major advantages
of µTM are simplicity, an ability for fabrication of multilayer structure, and an allowance of
highly parallel processes for high throughput. The approach, µTM, has been used for fabricating
glassy carbon microstructures (Schueller, Brittain, & Whitesides, 1999) , arrays of Schottky diode
(Hu, Deng, Beck, Westervelt, & Whitesides, 1999)

and microlens arrays (C. Chang, Yang,

Huang, & Jeng, 2006) .
Micromolding in capillaries (MIMIC) uses capillary action to fill a hole or a channel
which is a space between a PDMS stamp and a substrate with a liquid such as prepolymer or a
mixture of the materials. The filled liquid has either cross-linked, crystallized, cured adhered, or
deposited onto the surface of the substrate, and then the PDMS stamp is removed. After peeling
off the PDMS, the free standing structure of organic or inorganic materials are left where they are
filled in the capillaries. In this approach, the fluids with low surface tension and low viscosity are
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most ideal. Although, MIMIC is limited to application involving the fabrication of innterconected
structures by capillary action, it is applied to studying the biosynthesis of silver nanoparticles (R.
R. Naik, Stringer, Agarwal, Jones, & Stone, 2002), fabrication of tin oxide gas sensors (Heule &
Gauckler, 2003), and the patterning of bacterial cells (K. Suh, Khademhosseini, Yoo, & Langer,
2004) .
Solvent-assisted micromolding (SAMIM) uses a solvent to wet a PDMS stamp and soften
or dissove the structure layer, typically an organic polymer. The applied solvent only dissolves
the structure polymer, not PDMS. The PDMS stamp is pressed on a polymer film, which is
dissolved in the solvant and fills the space between relief structures of the stamp. After
dissipation and evaporation of the solvent, the solid polymers formed by the designed pattern
remain on the substrate. The work conducted by SAMIN includes fabrication of polymer LEDs
(Rogers, Bao, & Dhar, 1998), directly patterning semiconducting polymer films (Lawrence,
Turnbull, & Samuel, 2003), and fabrication of an alignment layer and a wall structure for liquid
crystal display (LCD) (Yun, Sung, & Cho, 2012).
2.3 Etching and bulk micromachining

After the lithography steps, materials are removed from a device, usually in a selective
manner, transferring the lithography patterns onto devices for fabricating desired devices. In
miniaturiztion science and engineering, there are a lot of material removing methods such as wet
and dry etching, FIB milling, laser machining, ultrasomic drilling, electrical discharge machining
(EDM), and traditional precision machining. Usually, a highly pure silicon wafer is used as a
substrate in MEMS and NEMS (nanoelectromechanical systems). Since the silicon wafer is
mechanically brittle, mechanical machining for tranferring mechanical force to the substrate is
not acceptable to remove the material. Instead of mechanical machining, dry and wet chemical
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etching have been widely applied to remove the film or bulk materials in processes based on
wafers.
2.3.1

Dry etching

Dry etching is one of the methods for removing material from an unmasked pattern of
substrate by physical ion bombardment, chemical reaction through a reactive species on the
surface, or combined physical and chemical mechanisms using plasma systems. The physical
etching based on ion bombardment uses plasma which provides energetic ion species that are
accelerated toward the wafer surface by the electric field. When the energetic ions collide with
the substrate or the thin film, their mometum is transferred to the surface of the surbstrate or thin
film. If the tranferred energy exceeds the bonding energy of the target material, atoms in
unprotected areas of the substrate are dislodged. Typically, an inert gas such as argon is used to
generate plasma. The benefit of this physical etching approach is strong directionallity of the etch,
achieving highly anisotropic etch profiles and allowing for a high etch rate. However, this
approach has poor selectivity, definined as the etch rate of the material being etched relative to
the etch rate of another material. Another problem is that the materials removed by the etching
approach are not volatile, so the removed materials may redeposit back on the substrate, causing
particulate and chemical contamination.
In the chemical etching approach, plasma creates neutral reactive species, free radicals
and reactive atoms that chemically react with target materials on the substrate. The generated
reactive species diffuse to the surface and are adsorbed on the surface for chemical reaction. This
approach has an advantage in selectivity but produces poor critical dimension due to its
uncontrolled isotropy profile. For remedying the disadvantages of physical and chemical plasma
etching, a combined approach, for example, reactive-ion etching (RIE), has been presented.
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The RIE process uses a physical method to assist chemical etching or create reactive ions
participating in chemical etching. In this process, the wafers are placed on an RF-powered
cathode inducing DC self-bias for acquiring a large voltage differemce with plasma. This
condition creates directionality for the ion species moving toward the wafer, improving the
anisotropic profile. With the correct selection of etching chemistry, hard mask, and process
parameters (pressure, temperature, and bias), RIE provides more control in terms of the etching
selectivity and final device profile (X. Peng, Matthews, & Xue, 2011) . Fluorine-based chemistry
has been widely used for silicon-based materials (SiO2, SixNy, SiON SiC, etc.) etching, and
chlorine-based chemistry is more effective for etching aluminum, AlN, Al2O3, InP, GaN, InN, etc.
In micro or nanomachining, deep reactive ion etching (DRIE) was used for building high
aspect ratio vertical structures with dry etching in diverse fields including micromachined comb
drives (Y. Sun, Nelson, Potasek, & Enikov, 2002) and X-ray diffraction grating (Barillaro,
Diligenti, Benedetti, & Merlo, 2006). The process of DRIE involves of some steps to prevent
lateral etching: (i) deposition of a fluorocarbon polymer passivation layer, (ii) etching of the
fluorocarbon polymer at the bottom of the trench, and (iii) subsequent etching of the underlying
silicon. The benefits of this approach are flexibility of geometric limit, high possibility of
fabricating true vertical walls, and high etch rate as well as high aspect ratio. Also, the method
provides high selectivity to the photomasking materials. However, because alternating etching
and passivating cycles the etched side wall can not have an atomically smooth surface resulting.
This issue makes DRIE unacceptable for fabricating nanoscle devices.
Dry etching differs from wet etching in materal selectivity. While wet etching allows
precise control over the etched layer, dry etching also reaches the underlying layer. Precise
control of the etch stopping layer is critical for nanoscale device fabrication with multilayer
structure. Therefore, the plasma reactor used in nanosclae device fabrication should be equipped
with a monitor that indicates when the etching process is to be terminated. An end-point can be
defined by the falling signal from the layer component to be removed or by the rising signal of its
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under-layer material component. Alternatively, the intensity of a reactant species or the etch
byproducts can be used for end-point detection.
2.3.2

Bulk micromachining

Although anisotropic dry etching offers effective device fabrication in film and bulk
machining, anisotropic wet chemical etching is widely used for shaping 3-D structures as it
provides atomically smooth etched surfaces, high selectivity, excellent repeatability, high
uniformity, and low production cost. Specifically, in silicon bulk machining, anisotropic wet
chemical etching has been applied to fabricating membranes (Iosub, Moldovan, & Modreanu,
2002; Moser & Baltes, 1993), microfluidic devices (N. Naik et al., 2007), nanochannels
(Haneveld, Jansen, Berenschot, Tas, & Elwenspoek, 2003), silicon nanowires (C. Lee et al.,
2011), and AFM tips based on a cantilever (Resnik, Vrtacnik, Aljancic, Mozek, & Amon, 2003).

Fig. 2.6 Fabricated nanoscale device using anisotropic wet etching : (a) 80nm width and
50nm thickness silicon nanowire, (b) Silicon AFM probe showing atomically
sharp tip.
In this work, the suspended nanogap device is mainly fabricated by anisotropic wet
chemical etching. Fig. 2.6 shows the silicon nanowire and the silicon AFM probe fabricated on a
silicon on insulator (SOI) wafer by anisotropic wet chemical etching in our lab, Nanoscale Device
Lab, at Marquette University. The silicon wafer used is a (100) oriented wafer, and under etching
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in [100] direction is applied to fabricate self-terminated nanowires and an AFM probe showing an
atomically sharp tip. The fabricatied nanowire has 80nm in width and 50nm in thickness.
Silicon is a crystalline material with a diamond cubic lattice structure. Due to its
crystalline structure, many alkaline wet etchants including potassium hydroxide (KOH), tetra
methyl ammomium hydroxide (TMAH), and ethylene diamine-pyrocatechol (EDP) etch silicon
anisotropically. The difference in etch rates for various crystallographic orientations in a single
crystal of silicon with an alkaline solution etchant provides a large variety of silicon structures
that can be fabricated in a highly controllable and reproducible manner. The etching mechanism
and process for the anisotropic etching have been studied since the 1970s, and the process has
been stabilized for use in diverse fileds. For example, in KOH, a representative anisotropic
etchant, silicon atoms at the surface react with hydroxide anions. The silicon is oxidized and four
electrons are injected from each silicon atom into the conduction band (G. T. A. Kovacs, Maluf,
& Petersen, 1998) .
( 2. 2 )
Simultaneously, water is reduced, leading to the evolution of hydrogen.
( 2. 3 )
The complexed silicon,

, further reacts with hydroxide four anions to form a soluble

silicon complex and water.
( 2. 4 )
Thus, the overall reaction is
( 2. 5 )

29
Due to the diffrent etch rates for the differrent crystal planes in anisotrpic wet etching,
differently oriented wafers show differently etched structures. Fig. 2.7 shows the etched
structures for (100)-oriented and (110)-oriented silicon wafers. In both cases, since the etch rate
of {111} planes of silicon having a high bond density is much slower than other planes, {110}
and {100}, the etched structure is bounded by {111} planes. The property allows 3-dimensional
bulk machining of Si wafers. The anisotropic ething of the (100) oriented silicon wafer produces
pyramidal pits with 54.74° {111} side wall angles relative to the (100) plane as shown in Fig. 2.7
(a). The (110) oriented silicon wafer having [111] flat shown in Fig. 2.7 (b) is used to fabrciate
deep trench shapes since it is possible to fabricate an atomically smooth vertical wall.
The etch rate for a silicon wafer in a KOH solution depends on the temperature and
concentration of the KOH solution as well as silicon orientation (K. Sato et al., 1998). Generally,
the etch rate of KOH increases with increating temperature and the decreasing concentration of
either H2O or OH-, use of both in the reaction results in a lower etch rate. The temperature and
KOH concentration effects on the etch rate of (100) silicon are given by (Seidel, Csepregi,
Heuberger, & Baumgartel, 1990) .

[

] [

]

( 2. 6 )

where the etch rate is in µm/hour, the concentrations are in mol/liter, k is Boltzmann’s constant, T
is temperature in Kelvin, activation energy Ea=0.595 eV ,and k0 = 2480µm/h(mol/liter)-4.25. Also,
the roughness of silicon machined by anisotropic etching is an important factor in nanoscale
device fabrication. The change in roughness strongly depends on the crystallographic orientation
of the silicon, concentration of KOH solution and temperature (K. Sato, Shikida, Yamashiro,
Tsunekawa, & Ito, 1999). According to the research worked by Sato et al., the etched (100) plane
provides the smoothest surface. Also, etched (110) and (111) plane offer good surface roughness
similar to (100) plane. However, high index planes such as {210} planes, {320} planes, and {221}
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planes show a rough surface in the same etch conditions of temperature and concentration. The
surface roughness properties for different crystallographic orientations of silicon is independent
of etching time for {100} and {111} planes but the {110} planes have greater surface roughness,
which increases etching time. The concentration of KOH in the etchant is one of the parameters,
which determine the surface roughness. Increasing the concentration of KOH decreases the
roughness of the etched surface. However, in general, concentrations of KOH below 20wt% are
not used since the etch process produces high surface roughness and insoluble precipitates, which
interfere with subsequent etching and degrade uniformity in etching. Also, in order to increase
surface smoothness, isopropyl alcohol (IPA) is added to the KOH solution (Zubel & Kramkowska,
2001). Futhermore, smoothness of the etched surface is deeply related to the removal of small
hydrogen bubbles from the silicon surface. When a hydrogen bubbles sticks to the surface, it
retards the etching reaction for produces a rough surface. The high temperature KOH etching
helps to reduce the creation of the hydrogen bubbles since decreased viscosity of the etchant at
high temperature allows the bubbles to dislodge easily from the surface (Dutta et al., 2011).
For 3-dimensional bulk machining using anisotropic wet chemical etching, a mask is
required to prevent unwanted etching in the mask area. A variety of thin film materials can be
used to mask alkali hydroxide etches. Silicon nitride and silicon dioxide are commonly used since
their etch rate in the etchant is very low when compared to the silicon. The etch rate of silicon
nitride deposited with Low-pressured chemical vapor deposition (LPCVD) is nearly zero and the
etch rate of thermally grown silicon dioxide is around 7.7nm/min in KOH solution (Williams,
Gupta, & Wasilik, 2003). Since the etch rate of silicon nitride is almost zero in KOH wet etching,
silicon nitride is used as an etch mask for long time silicon etching, as is used in making a
through hole. The silicon wafer that silicon nitride is deposited on is used for fabrication of a
silicon nitride membrane. Also, for bulk micromachining of silicon used in this work for
fabricating a nanogap device, silicon nitride film deposited with LPCVD is used as a basic etch
mask as well as thermally grown silicon dioxide.
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Fig. 2.7 Schamatic illustration of a silicon wafer etched by anisotropic wet chemical
etchant : (a) Etched structure for (100) wafer bounded by {111} planes, and (b)
Etched structure for (110) wafer having four vertical {111} planes and two
slanted {111} planes.

2.4 A novel method for accurate crystallographic axis alignment
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Due to the crystallographic dependence of an etched structure created using anisotropic
wet chemical etching, the accuracy of mask alignment to the silicon crystallographic axis plays an
important role in fabricating a device with designed patterns. A misalignment can change the etch
rate of the crystal planes and cause significant facet undercuts, resulting in distorsion of the
etched structures compared to the desired structures (Seidel, Csepregi, Heuberger, & Baumgartel,
1990). Generally, the major flats on substrates that specify the crystal orientation are used as a
reference but the specified accuracy of a flat is ±0.5° (Ciarlo, 1992; F. Tseng & Chang, 2003).
To avoid the anisotropic wet etching property, DRIE has been used for deep trench fabrication
since dry etching is independent of the crystallographic axis of substrate. However, as mentioned
in the previous chapter, in spite of its ability to produce structures with aspect ratios of 50:1 or
better DRIE is not always attractive due to high levels of sidewall roughness and crystal damage
generated by the process(B. Wu, Kumar, & Pamarthy, 2010). Therefore, we will present a novel
method for accurate crystallographic axis alignment acceptable for anisotropic wet etching and
report on the effectiveness of the suggested method with a deep trench, 90µm deep, 2µm wide,
and with 4µm pitch fabrication on a (110)-oriented silicon wafer.
2.4.1

Optical method for grating pattern alignment

In this chapter, a new all-optical method is presented, in which gratings on a photomask
are aligned to pre-etched gratings on the substrate. The suggested method uses the change of the
intensity of a reflected microscope light since the reflected light intensity depends on the angular
misalignment between two gratings. The change is measured with a photodetector at the end of
the eyepiece lens of the mask-aligner and monitored through an oscilloscope. The accurate
alignment to the substrate crystallographic axes is achieved without the need for individualized
wafer marking or processing.

33

Fig. 2.8 Rectangular gratings on (100)-oriented wafer after anisotropic wet cheminal etch.
(a) An overview of gratings bounded by (111) plane with 12-hour long etch using
30% KOH at 70°C. (b) Close-up view of a grating showing atomically smooth
(111) planes.
For alignment of the substrates’s crystallographic axes, two periodic grating patterns, one
on the substrate and the other on the optical photomask, are used. The grating patterns on the
substrate fabricated near the substrate periphery is defined with opticallithography. The
orientation is coarsely aligned to the major flat of the substrate. After patterning, the grating is
etched with an anisotropic etchant, KOH, and it is bounded by the (111) planes. The
misalignment resulting from the inaccurate major flat can cause the (111) planes to show “steps”
along the vertical grating sidewall (Seidel, Csepregi, Heuberger, & Baumgartel, 1990). Therefore,
a long anisotropic etch is typically required to reduce the steps and to reveal the true crystal
planes of the substrate used as reference for the device alignment. Since the higher Miller index
planes {hkl} show high etch rates compared to (111) plane, a 12-hour long etch with 30%w.t
KOH at 70°C is performed and it produces atomically smooth (111) planes shown in Fig. 2.8.
Next in the process is making sure that the grating on the optical photomask is aligned to
the fabricated grating on the substrate. When the grating on the optical mask and fabricated
grating on the wafer are overlapped, the grating on the optical photomask can be aligned to be
parallel and alternated with respect to the fabricated patterns, as shown in Fig. 2.9. In this
configuration, microscope light used in a mask-aligner is shone on the overlapped gratings and
the intensity of the light which is relfected back is measured with a photodetector mounted on the

34
eyepiece of the mask aligner. The incident light to the overlapped gratings is reflected by the area
between the (111) plane on the substrate and grating on the optical mask. The etched areas, (111)
planes, on the substrate, scatter or reflect the incident light since they are non-parallel to the
substrate. In case of misalignment between the gratings, the total reflected light at the
photodetector is reduced due to overlapping of the normally-reflecting areas as shown in Fig. 2.9
(a). When the gratings on the optical photomask are perfectly aligned to the gratings on the
substrate, the intensity of reflected light measured at the photodetector shows the maximum value,
as shown in Fig. 2.9 (b). The suggested optical method for cystral alignment offers accuracy
which is better than ±0.05°.
Fig. 2.9 (a) shows schematically the general case in which the gratings on the optical
mask are slightly misaligned (θ < 0.5 degree) and rotated with respect to the center of the preetched gratings on the wafer. The relative vertical displacement of the schematic is such that the
maximum amount of the normally reflecting portion of the gratings on the photomask overlap the
etched gratings on the wafer, thus reflecting a maximum amount of light for this angular
misalignment. One cell of the grating that is periodically repeated with pitch, P, is shown in Fig.
2.9 (c). The total area per cell that reflects light normally is 2Pl - 2Wsl + Aoverlap_g, where Aoverlap_g
is the area of the etched groove that is covered by one grating in the mask. Here Ws and Wm are
the width of each grating on the substrate and photomask respectively, and l is the half-length of
the gratings (on the mask and the substrate). For small angles of misalignment (e.g. as θ < 0.5°),
Aoverlap can be calculated as Wm ·(Ws-Wm /2)/ θ. Thus the light intensity at the photodetector is
proportional to:

( 2. 7 )

This expression is valid until the gratings on the mask can be entirely enclosed by the
gratings on the wafer, i.e. for all θ > θmin-coarse = (Ws –Wm) / 2l. It can be shown that this θmin-coarse
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represents the angular misalignment of the gratings on the wafer with respect to the
crystallographic axes of the substrate. Hence the initial coarse alignment guarantees an angular
alignment better than alignment schemes using only the wafer major flat ground by the
manufacturer.
Once the photomask and the substrate are aligned with coarse alignment, the gratings on
the optical mask are aligned to the substrate, as illustrated by the general case in Fig. 2.9 (d). The
approximate area overlapped during coarse alignment can be calculated as a function of the
angular misalignment, θ. If h is the height of the portion of optical mask outside of the pre-etched
silicon groove, then, h = ltanθ. The overlapped area is Aoverlap_p = (l/2)h ≈ (1/2)l2θ. From Fig. 2.9
(b), the maximum reflected light will be registered on the photodetector when the gratings on the
optical mask and the wafer align, because the gratings on the optical mask are aligned inside the
pre-etched gratings on the wafer. Therefore, the normalized light intensity can be obtained by
total reflecting areas on the optical mask and wafer by subtracting the overlapping area, Aoverlap_p,

( 2. 8 )

where m is the distance between gratings on the optical mask and those on the wafer.
The overlapped area is proportional to the misalignment angle and the length of the
gratings. To maximize the signal for the photodetector, the grating length should be close to the
field of view of the microscope and the large number of gratings. The accuracy of angular
alignment during fine alignment would typically be limited by the signal-to-noise ratio at the
photodetector.
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Fig. 2.9 Schmatic illustration of alignment of grating on wafer and optical mask. (a)
Misaligned mask to the etched grating. (b) Aligned mask to the crystallographic
axes. (c) Single grating cell describing the parameters of the grating. (d) Close-up
view of the overlapped area for calculation for fine alignment.
2.4.2

Fabrication of high aspect ratio trenches

High aspect ratio trenches are fabricated to illustrate the accuracy of the suggested
alignment method with a (110)-oriented silicon wafer. To investigate the relationship between
misalignment and trench depth, a series of gratings are designed as shown in Fig. 2.10.
The fabrication process starts with depostion of silicon nitride film which serves as the
etch mask to define the set of gratings on the 300mm thickness silicon substrate. The silicon
nitride film is deposited using low-pressure chemical vapor deposition. The gratings, 300µm
length, 10µm width with a 20µm pitch, are patterned on the (110)-oriented substrate by a
photolithographic method and the major flat is used as a reference for coarse alignment. The
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patterns developed are transferred onto the 300nm silicon nitride thin film using reactive ion
etching. The trasnferred grating patterns were etched using 30% KOH at 70°C for 12 hours.
Typically, the etched grating had a wider width than the design width since the coarse alignment
results in misalignment. After the KOH etch, the silicon nitride film used as an etch mask for
producing the gratings was selectively removed by hot phosphoric acid etch.

Fig. 2.10 Grating pattern for deep trenches on (110)-oriented wafer with [111] major flat
The alignment method mentioned in the previous chapter is applied. The same
photomask used to define the substrate grating is aligned with respect to the pre-etched grating on
the substrate. At this stage, the mask is accurately aligned to the crystallographical axes of the
substrate, measuring maximum intensity of reflected light. Two alignment marks on the
photomask are lithographically transferred to the substrate. In our case, we transferred alignment
keys for a GCA i-line optical stepper to the left and right of the substrate. After the alignment, a
300 nm low-stress silicon nitride film is deposited on the (110)-oriented substrate to serve as the
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etch mask during deep trench etching using anisotropic wet chemical etching. For fabricating the
high aspect ratio trenches, periodic arrays of a rectangular trench structure with a width of 2µm, a
length of 6mm, and a pitch of 4µm are patterned. The patterned trenches are aligned to a set of
(111) planes that are vertical to the (110) wafers. The pattern is transferred to silicon nitride film
using RIE, and the trenches are etched using 30% KOH at 70°C. The trenches fabricated are
shown in Fig. 2.11. The Fig. 2.11 (a) is top view of the total number of 1500 deep trenches, 6mm
long, 2µm wide and 50µm deep. The sectional view of fabricated trenches as shown in Fig.
2.11(c) shows the exellent uniformity of the etch depth.

Fig. 2.11 Fabricated array of deep trenches on (110)-oriented wafer. (a) Top view of the
1500 trenches. (b) Close-up view of (a). (c) Cross-sectional overview of the
trenches. (d) Close-up view of (c).
2.4.3

Analysis of undercut effect in deep trench fabrication

For high aspect ratio structures, the etch rate of high Miller index plane {hkl} with
respect to the (111) plane and the crystal alignment are critical parameters for an accurate
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nanoscale device. In this chapter, we will analyze the relationship between the depth of trench
and misalignment with a series of gratings designed as shown in Fig. 2.12. Each grating is 0.05°
rotated successively with respect to the central grating set, up to ±1° in both the clockwise and
conuter-clockwise direction. The grating in the center is designed to be aligned with [111] crystal
direction. The designed pattern is used to analyze the function explaining the relationship
between possible etch depth and misaligned angle. The grating misalignment to the [111] crystal
direction results in severe undercut. Since the patterned trenches have the long length, even
infinitesimal misalignment is observed by gemometrical analysis of etched grating. With the
suggested method, we have achieved the least undercut of the grating in the middle, indicating
that the alignment accuracy is better than 0.05°.

Fig. 2.12 Printed series of grating aligned along the pre-etched [111] direction on (110) oriented wafer. Each grating is 0.05° rotated successively up to ±1°.
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The relationship between alignment accuracy and the achievable aspect ratio of deep
trenches created by anisotropic chemical wet etching is calculated. The upper bound of the
allowable misalignment for fabrication of the deep trenches is presented in Fig. 2.13 (a). The
distance between underetch fronts, “b”, is determined by the misalignment angle (θ) to the [111]
direction and original interval of gratings, “a”. Therefore, the distance of undercut fronts resulting
from misalignment is defined by
( 2. 9 )
The etch rate of the high Miller index plane that is defined undercut front in Fig. 2.13(a)
depends on the misalignment (Ciarlo, 1992; Seidel, Csepregi, Heuberger, & Baumgartel, 1990).
For calculating the allowable depth of trenches, let α be the etch rate of the (110) plane and β be
etch rate of the high Miller index planes {hkl} for a given KOH concentration and temperature.
Then the relation between the etch rate can be written as
( 2. 10 )
where the c is a proportional constant determined experimentally by fitting the measured etch
depth of trenches. In this study, the constant “c” is measured to be 1.6 for 30% KOH at 80°C as
shown in Fig. 2.13 (b), which is close to the reported value (Zubel & Kramkowska, 2004). The
etch rate determined for high Miller index planes, “β”, and the distance of undercut fronts, b, are
used to determind the etch time. Then we can calculate the etch depth, d using.

( 2. 11 )

where thkl is the etch time of high Miller index planes.
Fig. 2.13 (b) shows the relation between maximum trench depth and misalignment angle
to the crystal axes. The reason that trench depth is determinded by etch time of the {hkl} plane is
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that the etch rate of {hkl} planes is faster than the typical etch rates of (110) and (111) planes. For
an initial spacing of 2µm between the trench walls, “a”, a misalignment angle of the trench wall
to the actual silicon (111) planes must be less than 0.05° for etching the 90µm deep trench. Also,
the etching of the (111) plane in KOH solution determines the limitation of the trench depth. The
green line in Fig. 2. 13 (b) describes the effect.

Fig. 2.13 The achievable maximum trench depth for a 2µm trench width and a 4µm pitch
gratings by misalignment and (111) etch rate. (a) Schamatic illustration of {hkl}
plane underetch front along the [110] direction with misaligned gratings. (b)
Etched depth as function of misalignment angle and non-zero (111) planes etch
rate.
From Fig. 2.14 (a) showing the top of etched trench, we see the approxiamtely 600nm
undercut over a 80µm trench depth etch using 30% KOH at 70°C. Also, Fig. 2.14 (b) showing the
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bottom of the fabricated trench indicates the (111) plane step that is visible in the SEM image.
The existence of (111) plane step describes the misalignment of trench patterns to the crystal
direction (Seidel, Csepregi, Heuberger, & Baumgartel, 1990). Since the step height is too small
to measure with the SEM, the misalignment would be very small. The thickness of wall of etched
trench is 600nm at the top (Fig. 2.14 (a)) and 1.4µm at the bottom (Fig. 2.14 (b)).

Fig. 2.14 SEM images of 80µm depth trench for analyzing misalignment. (a) Top of the
wall. (b) Bottom of the wall.
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3. NANOGAP DEVICE FABRICATION
As mentioned in Chapter 1, diverse types of nanogap devices act as platforms for
integrating nanoscale materials in a system and manipulating these materials. For example, the
semiconductor nanowire that is integrated into the metallic electrodes of nanogap devices has
been used in various applications including sensors (Cui, Wei, Park, & Lieber, 2001; Favier,
Walter, Zach, Benter, & Penner, 2001; J. S. Wright et al., 2010), LEDs (Duan, Huang, Cui, Wang,
& Lieber, 2001; Gudiksen, Lauhon, Wang, Smith, & Lieber, 2002), and photodetectors (Kind,
Yan, Messer, Law, & Yang, 2002). Nanogap devices that consist of two metallic electrodes
facing each other have been fabricated with various methods as presented in Chapter 1. Some
methods used metal wires and nanowires. The metal wires are broken by mechanical pulling, and
the nanowires are machined with FIB or are broken by electromigration to form a nanogap. Other
methods have used electrochemical deposition to reduce lithographically defined metallic gap
sizes to the nanoscale.

Fig. 3.1 Schematic illustration of nanogap formed by two sharp vertexes. (a) Nanogap
device consisted of two planar metallic electrodes. (b) Close-up view of (a)
showing rounded tips on which a few of nanomaterials are attached.
The parameters that should be considered for developing and fabricating a nanogap
device in order to realize an effective platform are size of the gap, sharpness of the electrode tip,
and electrical and physical isolation of the electrodes. However, the research performed has
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focused on reducing the gap size between the metallic electrodes. The nanogap size is an
important parameter for understanding electrical properties of a single molecule or nanoscale
materials, but other parameters such as radius of curvature of the tip and electrical isolation have
to be considered for effective integration of nanomaterials into the nanogap device. When a new
design and fabrication process of a device are developed, the radius of curvature of the nanogap
device and electrical isolation of the electrodes from the surface of a substrate, as well as the gap
size, have to be considered. If the radius of curvature of the nanogap device is not atomically
sharp, the device might not guarantee integration of a single molecule. In this situation, the
nanogap device offers enough space to attach a few or several single molecules as shown Fig. 3.1
(b). Since the self-assembly method has been widely used to integrate nanoscale materials to the
metallic nanogap in an uncontrolled manner, the radius of curvature of the nanogap device is the
unique controlling parameter for integration of the single molecule or single nanomaterial
between two metallic electrodes. Generally, a nanogap device has two vertices facing each other
in order to offer a sharp tip, minimizing the radius of curvature as shown Fig. 3.1 (a). However, in
the nanoscale, it is hard to say that the tip of the nanogap device is atomically sharp. The
geometric characteristics of the device depend on the fabrication process developed and the
resolution of the applied lithography approach. For example, the method using electrochemical
deposition for reducing initial nanogap size may not allow zero dimensional sharp tips.
Another parameter to be considered is the electrical and physical isolation of the metallic
electrode from a substrate. Most fabricated nanogap devices are a planar type onto a substrate.
With this configuration, it is difficult to achieve the physical and electrical isolation for
minimizing the leakage current during measurements. Specially, when the nanogap device is used
as a platform to measure electrical properties of a nanomaterial integrated into electrodes of the
nanogap device, the leakage current cannot be ignored since typical nanomaterials exhibit high
Mega or Tera ohm resistance (Y. F. Lin et al., 2008; Y. Lin et al., 2010).
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In this chapter, a novel nanogap device that is suspended on the substrate and consists of
two atomically sharp tips will be presented. The device is fabricated using a 3-dimensional bulk
machining approach on a silicon on insulator (SOI) wafer. The SOI wafer is suitable for the
fabrication of the suspended nanogap and a 3-dimesional bulk machining approach allows
forming the very sharp vertex at the end of the electrode.
3.1 Device design

Fig. 3.2 The design concept of the nanogap device presented in this work. (a) Typical
AFM probes consisted of a cantilever and an atomically sharp tip. (b) The
arrayed AFM probes facing each other with a nanometer gap.
The design concept of the suspended nanogap device presented in this work starts from a
cantilever with a sharp tip such as AFM tip. When the two cantilevers, having atomically sharp
tips, are arrayed facing each other with a nanometer gap, the configuration allows for the nanogap
device as shown in Fig. 3. 2. Since the tip for the AFM probe was developed by Binnig in 1986,
much work has been done to achieve the atomically sharp tip measuring for atomic resolution
with atomic force microscopy (Wolter, Bayer, & Greschner, 1991). The resolution, including the
lateral resolution of the AFM, depends deeply on the radius of the tip integrated on the cantilever,
and various fabrication methods for the tip have been developed based on the silicon substrate
(Boisen, Hansen, & Bouwstra, 1996; J. Li, Xie, Xue, & Wu, 2012; X. Li, Han, Bao, & Yang,
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2007). The fabrication methods have been very well established and have been stabilized with 3dimensional bulk micromachining.
The suspended nanogap device in this work is designed to be compatible with 3-D bulk
machining with anisotropic wet etching. As such, the SOI wafer used as a substrate shown in Fig.
3. 3 consisted of 5µm top silicon, 4µm buried silicon dioxide, and a 630µm handle wafer. The
SOI wafer is useful for fabricating the suspended nanogap device because the buried oxide is
easily removed by HF solution without damage to the silicon nanogap tip at room temperature.
The 5µm top silicon ensures physical stability of the tip of nanogap after fabricating the
suspended nanogap device. The top silicon is a (100)-oriented wafer and the wafer flat is in the
<110> direction. The 4µm silicon dioxide offers enough space to minimize the leakage current
when the device is used as a platform to measure electrical properties of integrated nanomaterial
between the two sharp tips. Also, the silicon dioxide can be used as an electrical insulator
between the top silicon and the handle wafer, and it acts as a mechanically strong base for holding
the silicon nanogap device.

Fig. 3.3 Schematic illustration of SOI wafer for fabricating the suspended nanogap device
In order to use the anisotropic wet etching property, the devices designed are aligned to
the (100) direction as shown in Fig. 3.4. When “edge 1” is simultaneously etched by anisotropic
etchant, two {111} planes are exposed, and the planes bind the etched shape since the etch rate of
the (111) is much slower than the (100) plane. The two {111} planes forming a vertex of a
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triangle shape allows fabrication of atomically sharp tips. After performing etching of “edge 1”,
“edge 2” is etched in the [100] direction, and the nanogap device is fabricated. In this work, the
width of the electrodes is 120µm to 250µm, and the length is 150µm to 250µm for various
configurations. The designed and fabricated size of the electrodes offers feasibility and stability
for landing a tungsten probe onto the electrode surface. Furthermore, an in-situ experiment for
understanding ion-migration mechanism for growth of a dendrite-like atomically sharp tip
between metallic electrodes needs a large size of electrode since the wire connection on the
electrodes is required instead of installation of the tungsten probe. Therefore, for the experiment
work, a 500µm by 500µm electrode is designed and fabricated.

Fig. 3.4 Schematic illustration of aligning designed nanogap device

3.2 Process development

The device fabrication using 3-dimensional bulk machining approach needs various
fabrication processes. Generally, the approach requires many steps of lithography, etching and
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deposition for fabricating designed devices as mentioned in Chapter 2. In this work, conventional
optical lithography, low-pressure chemical vapor deposition (LPCVD) to deposit the silicon
nitride layer, thermal oxidation of silicon to form the silicon dioxide layer, and KOH anisotropic
etching are applied for fabrication of the silicon nanogap device. These processes have been
widely adapted to fabricate devices in MEMS and NEMS, and their usefulness, effectiveness, and
efficiency have been proved through much research.
As mentioned in Chapter 2, although the optical lithography approach shows less
resolution and critical dimension than electron beam lithography and other types of
nonconventional lithography such as nanoimprint, soft lithography, and AFM probe lithography,
the approach is compatible with high volume production and reproduction since the optical mask
covers the entire wafer at one time. However, repeated lithography could accumulate
misalignment errors and could affect the final the device dimension. To overcome the limitation
of lithography resolution for fabrication of the nanogap device, a unique double-layer etch mask
is suggested in this work. Although the process developed for the nanogap device requires
lithography to be used 3 times, the main accuracy and uniformity of the device is determined in
the first use of lithography when applying the suggested double-layer etch mask. The mask for
the first lithography step has all patterns necessary to determine the final nanogap device. Since
the entire pattern is printed with one mask, the misalignment error is not a considered factor in the
fabrication. The accuracy of aligning a pattern with a different mask is no better than the accuracy
of the pattern on the mask. The second and third lithography steps are performed to form an etch
window for local etching of the silicon dioxide layer in order to expose silicon, and the silicon is
etched with anisotropic etchant, KOH.
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Fig. 3.5 Schematic illustration for applying unique double-layer etch mask in fabrication

Fig. 3.5 shows an example of using the double-layer etch mask for fabrication. First of all,
as shown in Fig. 3.5 (a), the process starts with a silicon wafer on which silicon dioxide and
silicon nitride are deposited. The silicon nitride is patterned by optical lithography with a mask
and etched by reactive ion etching (RIE) to define two rectangular patterns, “area A” and “area
B”, as shown in Fig. 3.6 (b). After silicon nitride etching, silicon dioxide in the “area A” and
“area B” is exposed. In this configuration, we can just expose silicon in “area A” without etching
silicon oxide in “area B” by second lithography as shown Fig. 3.5 (c) and (d). The photoresist
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pattern formed is used as the etch mask for etching silicon dioxide in buffered oxide etchant
(BOE). Since the silicon nitride film is also used as the etch mask for the silicon dioxide etch
with BOE, the accuracy of the second lithography alignment which forms onto the silicon nitride
layer, is not critical as shown in Fig. 3.5 (d). The required accuracy of conventional optical
lithography is sufficient. Finally, Fig. 3.5 (e) shows the exposed silicon layer, and the “area A”
can be etched anisotropically with KOH or other anisotropic etchants after removing the
remaining photoresist. As the silicon dioxide in “area B” also can be used as an etch mask for
anisotropic etching using KOH etchant, the “area A” is the only area to be etched. Furthermore,
when the etching of “area B” is required, the third lithography step and the same etching process
is performed after oxidation of the whole wafer to form an etch mask in etched “area A”. The
advantages of using the double-layer etch mask is that the accuracy and the uniformity of the
fabricated device are deeply dependent on the resolution of the first lithography and not on
subsequent misalignments of the lithography.
The silicon nitride film is deposited onto the silicon dioxide layer for use as an etch mask
for anisotropic KOH etching and to define etching area for fabricating a nanogap device in this
work. Since the etch rate of the silicon nitride layer in KOH etchant is near zero, it can be utilized
as an etch mask for long time silicon etching with thin film layers (Williams & Muller, 1996).
The deposition of silicon nitride film is performed by the LPCVD approach. The LPCVD offers
high-purity deposit, good process control and good economy over competing deposition
techniques, such as atmospheric pressure CVD (APCVD), rapid thermal CVD (RTCVD), atomic
layer deposition (ALD) and plasma enhanced CVD (PECVD) (Stoffel, Kovacs, Kronast, &
Muller, 1996) . Also, silicon nitride film deposition with the LPCVD method shows the lowest
etch rate in KOH etchant (Williams, Gupta, & Wasilik, 2003). In LPCVD, dichlorosilane
(SiH3Cl2, DCS) or silane (SiH4) are typically used as a source of silicon, and ammonia (NH3) is
utilized as the nitrogen source for silicon nitride deposition at a temperature between 700 and
900°C (Olson, 2002). Generally, after deposition of a silicon nitride layer on a silicon substrate,
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mechanical stress remains in the layer due to the thermal mismatch between the deposited silicon
nitride layer and the substrate (French, Sarro, Mallee, Fakkeldij, & Wolffenbuttel, 1997). In
nanoscale device fabrication, since the residual stress of the deposited silicon nitride could result
in deflection of the fabricated device, low stress silicon nitride deposition is required and the film
is realized by controlling deposition parameters such as temperature, total gas flow, and gas flow
ratio (Gardeniers, Tilmans, & Visser, 1996). Table 3.1 shows the parameters for deposition of the
low stress silicon nitride film in this work.

Table 3.1 conditions for deposition of low stress silicon nitride
Parameters

Value

Pressure

135 ± 25 mTorr

Temperature

850±10°C

DCS flow rate

300±15 sccm

NH3 flow rate

60±3 sccm

Deposition rate

70±10 Å /min

The silicon dioxide layer also is used as an etch mask for KOH etchant in this work.
Although the etch rate of the silicon dioxide is higher than silicon nitride, its use is feasibility for
growth and etching. There are many methods for growing the silicon dioxide layer on the silicon
substrate, but the thermal oxide wet approach is applied in this work, as the silicon dioxide grown
by this approach is denser and etches more slowly than chemical-vapor-deposited oxides
(Williams, Gupta, & Wasilik, 2003). Thermal oxidation of silicon is easily achieved by heating
the wafer to high temperature, typically 900 to 1200°C, in water vapor. A bubbler containing DI
water connects to a wafer furnace and it supplies vaporized water at 97°C. In this work, the
furnace used is a 6 inch cylindrical quartz tube, which has three-zones to maintain temperature
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uniformity. In the wet approach, the chemical reaction occurring at the silicon surface is as
follows :
Si + 2H2O → SiO2 + 2H2

( 3. 1 )

In the oxidation process, silicon is consumed and the resulting oxide expands during
growth. The ratio of silicon thickness converted to the final oxide thickness is 46 percent. For
example, when 100nm of oxide has grown, 46nm of silicon will be consumed. The etch rate of
the silicon dioxide in KOH is 7.7nm/min in 30% KOH at 80°C (Williams & Muller, 1996). In
order to determine thickness of silicon dioxide used as the silicon etch mask, the oxidation is
performed at 960°C for different times.

Fig. 3.6 Thickness of silicon dioxide grown at 960°C in a quartz furnace

The Fig. 3.6 shows the thickness of the silicon dioxide grown measured by an
ellipsometer. The grown thickness is 167.9nm, 251.1nm and 329.5 nm for 30min, 60min, and
90min of oxidation respectively. In this work, KOH etching is performed twice for fabricating the
nanogap device, and each etching time is 20min and 60min in 30% KOH at 60°C. For 20min
etching, 30min of oxidation is performed, and for 60 min etching, 60min of oxidation is
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performed to create an etch mask. After silicon anisotropic etching of silicon, the sacrificial
silicon dioxide layer is removed by BOE or HF etching at room temperature. The one reason for
using the silicon dioxide layer as an etch mask is that the sacrificial layer is easily etched in BOE
or HF without any kind of complex process involving vacuum, heating and gas. Although it is
possible to etch silicon nitride layer at atmosphere pressure, the etchant, 85% phosphoric acid,
has to be heated at 170°C for a few hours.

Fig. 3.7 Schematic illustration of KOH etching system for uniform temperature and
concetration distribution of KOH solution. The system is composed of a heat
exchanger, thermal insulator, DI water, quartz beaker, and copper coil.
As mentioned in the previous chapter, the nanogap device in this work is fabricated by
three dimensional (3D) bulk micromachining using the anisotropic etching property of the single
crystal silicon. When the silicon is etched by KOH etchant, the etch rate depends greatly on the
weight ratio of the KOH solution and the operation temperature. Therefore, the deviation of the
solution concentration and temperature of the KOH contained in a quartz beaker induces nonuniformed etch profile in the silicon etching. The non-uniformed etch rate results in different
nanogap sizes in a same substrate since the etching of silicon for specified time determines the
size. In order to reduce temperature and concentration distribution in the KOH solution during
this work, the temperature of the KOH is controlled by a heat exchanger, and a stirrer that rotates
with 300rpm is used in the etchant as shown Fig. 3.7. The heat exchanger helps to maintain the
constant temperature of the KOH solution through a copper coil and the container containing DI
water. Also, the KOH solution is thermally closed to the environment by a thermal insulator for
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protecting against heat exchange. In this configuration, we achieve the uniform 0.31µm/min
silicon etch rate with 30% KOH solution at 60°C.
3.3 Device fabrication

Fig. 3.8 Top view and sectional view of the first patterning of the nanogap device. (a)
First lithography step for silicon nitride etching. (b) Etched silicon nitride for
defining structure of the nanogap device fabricated by anisotropic wet chemical
etching.
The suspended nanogap device fabricated on the SOI wafer with a (001) crystal
orientation is mainly processed using three steps of conventional optical lithography and two
sequential steps of anisotropic wet chemical etching. First of all, a substrate composed of a 5µm
thick top silicon layer, a 4µm thick buried silicon dioxide layer and a 600µm thick handle wafer
is thermally oxidized to form a 250nm thick silicon dioxide layer on both the top silicon and
handle wafer. A 300nm thick low stress silicon nitride film is then deposited. The two layers, low
stress silicon nitride and silicon dioxide film, serve as KOH etch masks in the subsequent
fabrication process.
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In the first step of fabrication, silicon nitride film is patterned by a stepper as shown in fig
3.8 (a). A GCA i-line optical stepper is used in this step. The lithography process follows
standard process flow as mentioned in Chapter 2. Firstly, the wafer is cleaned with a solution of
sulfuric acid and hydrogen peroxide to remove organic contaminants, and dehydration is
performed at 300°C for 5min to remove moisture on the surface of the substrate.
Hxamethyldisilzane (HMDS) for improving adhesion of the photoresist on the surface of the
wafer is applied by vaporization in a heated vacuum chamber. The photoresist is applied by a
manual spinner, and the thickness is decided to serve as an etch mask following 300nm silicon
nitride etching. The photoresist coated wafer is baked at 100°C for 1min to drive off solvents in
the photoresist. After exposure, the wafer is developed to dissolve the exposed part of the
photoresist. The remaining photoresist acts as an etch mask following silicon nitride etching with
RIE using the gas containing fluorine. In this work, tetrafluoromethane gas (CF4) is introduced to
the RIE system for etching the silicon nitride film. The silicon nitride pattern defines the overall
device structure as shown in Fig. 3.8 (b) and the pattern is aligned in the <100> direction of the
top silicon.
The second lithography step is performed to create an etch-window in area “A” as shown
in Fig. 3.9 (a). Due to the use of the same mask in the second lithography and third lithography
steps, image reverse lithography is performed. In this work, the photoresist used is AZ5214 E,
and the photoresist allows positive and negative patterns. Although the lithography process is the
same as positive pattern lithography, negative patterning requires extra baking for 2min at 120°C
and extra UV exposure on the photoresist without a mask after first exposure. The patterned
photoresist serves as an etch mask for etching the silicon dioxide layer of area “B” in BOE as
shown in Fig. 3.9 (a). In this configuration, the silicon nitride film also serves as an etch mask for
the silicon dioxide layer. So the accuracy of the alignment does not affect the etch profile like
using the double-layer etch mask described in previous chapter. The etch rate of the thermally
grown silicon dioxide is around 100nm/min in 1:5 BOE, and the etching is performed for 2min
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40sec at room temperature. After silicon dioxide etching, the top silicon is exposed as shown in
fig 3.9 (b).

Fig. 3.9 Device fabrication process for first etch window. (a) Photoresist pattern defining
silicon oxide etching area with BOE. (b) After etching of silicon dioxide in area
“a”, top silicon is exposed for first anisotropic etching.
The exposed top silicon is etched first by KOH etch, and the etched profile is shown in
Fig. 3.10 (a). Due to the anisotropic characteristics of the KOH etching, the etched surfaces are
{111} and {100} planes. The {111} planes are self-terminated at the angle of 54.74° with respect
to the (001) plane, while the {100} planes are undercut underneath etch masks, silicon nitride and
silicon dioxide, until the KOH etch is manually stopped. In order to etch all of 5µm thick top
silicon in the height direction, the etching is performed for 20min at 60°C in 30% KOH. In this
configuration, the etch rate of {100} planes is 0.31µm/min.
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Fig. 3.10 Etched profile of first KOH etch. The silicon etching is stopped at the boundary
which is formed by {111} planes and manually stopped in the <100> directions
by removal of the etchant.
The next process is oxidation of the silicon surfaces, {111} planes and {100} planes,
exposed first by KOH etching. The silicon dioxide grown is thermally oxidized and the layer
serves as an etch mask for a second KOH etching. The silicon dioxide layer is grown in a furnace
that has a three zone control system at 960°C for 60mim and has a 250nm thickness.
The third lithography step conducted after silicon oxidation is performed to form an etchwindow for second silicon etching in the process of nanogap fabrication, as shown in Fig. 3.11 (a).
The patterned photoresist and silicon nitride film are used as etch masks for silicon dioxide
etching. The etch of the uncovered silicon dioxide layer by photoresist using BOE for 6min at
room temperature allows exposing the top silicon for the second anisotropic chemical wet etching,
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as shown Fig. 3.11 (b). The remaining silicon dioxide film under the photoresist protects the first
etched silicon surface during the second KOH etch.

Fig. 3.11 The process of the third lithography step defining the etch-window for the
second silicon etching. (a) Third pattern by an optical lithography (b) The
exposed silicon after silicon nitride etching with BOE.

Fig. 3.12 The profile of the fabricated nanogap device. The device layer is perfectly
suspended from the handle wafer, and the buried oxide physically supports the
electrical pads.
The exposed silicon from the previous step, silicon dioxide etching, is etched in 30%
KOH at 60°C for 60min. This process, which is the final silicon etch step, allows for formation of
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a nanogap between two silicon cantilevers. Fig. 3.12 shows the etch direction and etched profile.
In this step, the exposed silicon is not only etched but also undercut in the [100] direction. The
undercut is terminated when the etching of the {100} plane meets the vertex “A” formed by two
{111} planes. Fig. 3.10 shows the vertex. The nanogap size is determined by the amount of
undercut etching in the <100> direction as shown in fig 3.14. Since the {111} planes are formed
at 45° with respect to the [100] direction, the relationship between the amount of undercut, k, and
nanogap size is given by Eq. 3.2.
( 3. 2 )
where k is the amount of over etching and distance between a vertex on line “b” and line “c” on
which etching is stopped.

Fig. 3.13 The relationship between nanogap size and undercut in the [100] direction.

After fabricating the nanogap device based on the SOI wafer, the sacrificial silicon nitride
film is removed with 85% phosphoric acid. Since the silicon is etched in the phosphoric acid,
thermal oxidation is performed to protect the fabricated nanogap (van Gelder & Hauser, 1967;
Williams, Gupta, & Wasilik, 2003). The silicon nitride etching using 85% phosphoric acid is
performed for 5hr at 170°C. In the final step, the buried oxide is etched in 48% HF for 3min. The
removal of buried oxide results in the suspended nanogap from the SOI handle wafer, while the
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electrical pad is supported by buried oxide, which offers electrical insulation as shown in Fig.
3.12. The typical nanogap size formed with this fabrication method ranges between 10 nm and 80
nm as shown in Fig. 3.14.

Fig. 3.14 Scanning electron microscope images of various fabricated nanogap devices. (a)
and (c) overall device image. (b) and (d) close-up of tips of nanogap device
The gap is further reduced by depositing silicon nitride and evaporating metal layers over
the tips forming the nanogap. The deposition of the silicon nitride film on the nanogap device
ensures device insulation as well as reduces gap size. Metal deposition on the silicon nanogap
device results in the electrodes for various applications of the nanogap device. The deposited
metals are zinc, nickel, gold, and platinum for measuring tunneling current and for nanomaterial
growth using ion migration between the two tips (details in following chapter). Specially, the
deposited zinc is used to grow a zinc oxide quantum dot between two sharp tips (details in
following chapter). Also, a gold deposited nanogap device could be used as a platform for
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measuring single molecular electrical properties using the self-assembly method. Furthermore,
organic conductive materials including pentancene and rubrene are thermally evaporated on the
tips.
3.4 Tip sharpening of nanogap device

Fig. 3.15 Second silicon etching for tip sharpening with low temperature silicon oxidation.
(a) The schematic illustration for etching stop and remaining silicon. (b) SEM
image of the device resulting from intentionally stoppping the second KOH etch.
To reduce radii of curvature, two methods are applied in this work. The edge consisting
of the two {111} planes allows ideally atomically sharp tips, but the radius of curvature of the
fabricated device is 100nm to 300nm, due to the process including the second oxidation step for
forming a silicon etch mask and the second silicon etching. The first method uses a lowtemperature thermal oxidation process with the fabricated silicon nanogap device. The second
method applies ion-migration for atomically sharp tips on a metal deposited nanogap device. The
strong local electric field across metal tips facing each other causes the metal ion migration in the
form of dendrite-like growth at the cathode (the details in following chapter).
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The silicon tip sharpening using low-temperature oxidation suggested by Marcus in 1990
has been widely used in AFM tip fabrication (Folch, Wrighton, & Schmidt, 1997; Resnik,
Vrtacnik, Aljancic, Mozek, & Amon, 2003b), silicon needle arrays (Gesemann, Wehrspohn,
Hackner, & Mu?ller, 2011; Roxhed, Gasser, Griss, Holzapfel, & Stemme, 2007), and silicon field
emitters (Kanemaru, Hirano, Tanoue, & Itoh, 1996). The mechanism mainly depends on the
oxidation stress configuration at low temperatures, 900~1050°C and the silicon consumption in
the silicon dioxide growth process. At low temperatures, the growth rate of silicon oxide is not
uniform for the curvature since stresses are induced while at high temperatures above 1100°C.
The stresses are released due to the decreasing of the viscosity of the oxide, which allows oxide
flow. The stresses concentrate at the surface at the smallest radius of curvature, and the oxidation
rate is decreased at this region locally for both dry (O2) and wet (H2O) oxidation. Therefore, the
stress concentration results in a lower oxidation rate at the tip, and a very sharp tip is formed
beneath the oxide layer. After etching away the silicon dioxide enclosing the silicon tip,
atomically sharp silicon tips can be obtained.
In this work, in order to apply this approach, tip sharpening with low-temperature
oxidation, the second silicon etching, which is the final etching for forming the nanogap, is
stopped before the remaining bridge is totally etched. The remaining thickness of the silicon
bridge in the etching direction shown in Fig. 3.15 is controlled by silicon etching time in the final
step, and the thickness is between 100nm and 300nm. Since the smallest radius is formed at
vertex A after the anisotropic etching, when low-temperature oxidation is applied to our device
configuration, the nanogap with two atomically sharp tips is formed at the position of vertex A.
This is the same as in Marcus’ work. In the wet and dry oxidation processes, silicon is consumed
to form the silicon oxide layer, and the ratio of the silicon thickness converted to resulting silicon
oxide is 46 percent. Therefore, low temperature oxidation is performed in a quartz chamber at
950°C for 30min to 1hour in order to change the remaining silicon to silicon oxide for nanoscale
gap. Since the silicon oxide is grown in three directions in our configuration, the process time of
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oxidation is determined by considering geometry factors as well as silicon oxide growth rate and
the ratio of silicon consumption. The silicon oxide grown is removed by etching using 49% HF,
and then an atomically sharp silicon nanogap is formed as shown in Fig. 3. 16. The resulting radii
of the tips fabricated using the approach are about 15nm, as shown in Fig. 3.16 (a) and (b).

Fig. 3.16 SEM image of the fabricated silicon nanogap devices sharpened by lowtemperature oxidation approach.
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4. APPLICATIONS
In this chapter, the nano ZnO dot LED and the nanogap formed by field-induced
atomically sharp tips will be presented as applications of fabricated silicon nanogap devices. The
first application to be presented is a nano ZnO dot LED emitting visible light. The nanoscale ZnO
dot is directly integrated on the metallic nanogap device through thermal Zn oxidation without
any manipulations of the nanostructure. The detailed fabrication process and the study of the
optical and electrical properties are presented in following section. Also, the growth of an
atomically sharp tip by ion transport induced by an electric field will be discussed. The novel
approach used shows tips of 1nm radius of curvature, and the tips are available for studying
electrical and thermal properties of single molecules.
4.1 ZnO light-emitting diode (LED) based on nanogap device

The nanoscale light-emitting diode has received particular attention recently due to its
energy saving property. Specifically, the single photon emitters have been extensively studied
owing to their application in quantum computing using qubits instead of bits, networking and
cryptographic key generation, and decoding. In order to create a single photon emitter, a device
has to be fabricated in the nanoscale, where quantum dots and single molecules have been widely
used. In this chapter, the synthesizing process of a ZnO nanostructure between a nanogap and the
electroluminescence property of the fabricated device is presented.
4.1.1

The properties of ZnO for LED

In this chapter, the properties of ZnO including band gap, synthesizing methods, light
emitting properties, and some native defects are presented. Since ZnO has a wide direct band gap
for producing UV light, much work has been performed to apply the ZnO nanostructures in LED
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devices. Various synthesizing and growth methods offer efficient ways to form wafer size with
single crystal and nanoscale structures such as nanowires, nanorods, and nanodots. Furthermore,
the methods for synthesizing ZnO nanostructures determine intrinsic defects such as O vacancies
and Zn interstitials, which affect the optical and electrical properties.
The light emitting diode (LED) is basically a device which emits radiation by electrical
energy, and it is usually fabricated with a semiconductor p-n junction. Under forward bias
conditions, the diode emits light in the UV, visible, or infrared region of the electromagnetic
spectrum depending on the electronic excitation. The amount of light output is directly
proportional to the forward current. Therefore, when higher forward current is biased, the
brightness of light is increased. The LED is used in wide applications including display backlight,
communication, medical service, signage, and general illumination.
Although visible light LEDs have been in existence for some time, wide band gap
semiconductors have been studied for the creation of blue and UV light. Also, semiconductor
materials having a direct band gap have been studied, since these semiconductors show the
radiated recombination in a first-order transition process, and their quantum efficiency is much
higher than that for an indirect band gap semiconductors, where phonons are involved in the
process of emitting light. The most common semiconductor of the direct band gap type is gallium
arsenide (GaAs). The bandgap of this semiconductor is 1.42eV at room temperature (Krijn, 1991).
Therefore, GaAs has been used for infrared radiation. However, it is well known that the GaAs
LED is quite sensitive to radiation damage, so permanent degradation has to be considered in
some applications such as space electronics (Khanna et al., 2000). Also, when the GaAs is grown
on a Si substrate, a difference in thermal expansion coefficients between the substrate and the
growing material leads to the formation of a large number of dislocations, and cracks are formed
in the GaAs film during cooling. They act as a serious obstacle for epitaxial growth of high
quality thin GaAs film (Bolkhovityanov & Pchelyakov, 2008) .

66
A semiconductor having a wide band gap compatible with the blue, white, and UV light
is gallium nitride (GaN). The bandgap energy of GaN is 3.39eV at room temperature and single
crystalline GaN is usually grown on sapphire substrates, since these substrates withstand elevated
temperature and allow for an easy method of production (Akasaki & Amano, 1997). GaN based
semiconductors have been widely used in diverse fields including piezoelectric sensors
(Bykhovski, Kaminski, Shur, Chen, & Khan, 1996), gas sensors (Stutzmann et al., 2002),
photodetectors in various light regions (Carrano et al., 1998; Doyennette et al., 2005; Monroy et
al., 1998), field-effect transistors (Y. Ohno & Kuzuhara, 2001), as well as light emitting devices.
In spite of the many merits of the GaN semiconductor, there are a few challenges to consider in
practical applications. Firstly, it is difficult to grow large single crystals. GaN usually has a large
lattice mismatch with the sapphire substrate, which leads to a high concentration of defects.
Secondly, it is difficult to etch GaN with wet processes. Since the wet etching is widely used to
realize the designed device, the applicable fabrication process is limited. Also, GaN exhibits
unintentional n-type conductivity owing to nitrogen vacancies (Janotti & Walle, 2009).
In the nanotechnology field, electrical and optical properties of the ZnO nanowire,
nanorod and nanodot have been widely researched. Zinc oxide (ZnO) is semiconductor showing
outstanding properties of direct wide bandgap and low cost for production. In various applications,
much research has been performed to replace semiconductor with ZnO (Reynolds, Look, & Jogai,
1996). Specifically, ZnO has been of interest in optoelectronics applications due to its direct band
gap which is ~3.3eV at room temperature and its large excitation binding energy which is
~60meV (Ozgur et al., 2005). The large excitation binding energy assures efficient laser action at
room temperature. The wide band gap allows for ZnO to substitute for GaN, and it is easier to
grow high quality ZnO bulk single crystals with simple crystal-growth techniques (Look, 2001).
Bulk ZnO single crystals are grown by the chemical vapor transport method, the flux method, the
pressure melt growth method, and the hydrothermal method. Specifically, growth of 2 inch ZnO
single crystal substrates with a hydrothermal method is reported in 2005 (Maeda, Sato, Niikura,
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& Fukuda, 2005). Also, various methods for growing thin films or layers have been studied. ZnO
thin films are formed by chemical spray pyrolysis (Studenikin, Golego, & Cocivera, 1998),
screen printing (Hasan, Nur, & Willander, 2012), electrochemical deposition (Gu & Fahidy,
1999), sol-gel synthesis (J. Lee, Ko, & Park, 2003), solid-vapor process (Umar, Kim, Lee, Nahm,
& Hahn, 2005), and oxidation of metallic zinc film (Y. G. Wang et al., 2003). The techniques
have been used to fabricate LEDs, transparent conductive electrodes for solar cells, piezoelectric
devices, and gas sensors. Furthermore, since the ZnO is etched in the solution of hydrochloric
(HCl) acid and acetic (CH3COOH) acid, micromachining is possible for forming patterns (Ohashi
et al., 2007).
Although ZnO has many advantages including a large direct band gap, feasible growth
methods, device fabrication methods, and wafer scale growth, the intrinsic defects have to be
considered in nanotechnology applications. The most frequently reported defects in ZnO are
oxygen vacancies and Zn interstitials. To understand the effect of the oxygen vacancies,
theoretical and experimental studies have been performed (Janotti & Walle, 2005; X. J. Wang,
Vlasenko, Pearton, Chen, & Buyanova, 2009). The oxygen vacancies lead to typically n-type
ZnO, and it is a main factor of the broad deep-level emission. In other words, the photon energy
depends on the concentration of the oxygen vacancies in ZnO. Zn interstitials are responsible for
unintentional n-type conductivity, and it has been proved that they are present in very low
concentrations of n-type ZnO. They are the predominant defects under Zn vapor rich
environments. The Zn interstitials always donate electrons to the conduction band, thus acting as
a shallow donor.
4.1.2

Synthesizing of nano ZnO dot across nanogap

A novel method for integrating a nano ZnO dot onto a silicon nanogap device to create a
practical nanoscale light emitter is presented in this chapter. The suspended nanogap device is
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effectively used as a platform for direct integration of the nano ZnO dot on the nanogap by Zn
evaporation and thermal oxidation on the device on a wafer scale. The method does not require
any additional processes for electrical connection between nanostructures and electrodes.
Generally, as mentioned in the previous chapter, diverse methods are used for
synthesizing a nanostructure on a substrate. The methods provide high yield and controlled
growth direction. However, the common problem with the methods is that complex and time
consuming processes are required for integration of the nanostructure grown onto electrodes.
Although it is possible to manipulate and position nanoscale materials using nanoscale tools such
as a scanning probe microscope, this process is serial, slow, expensive, and not suitable for wafer
scale fabrication. The previously studied methods for integration on the wafer scale employ
electric fields (P. A. Smith et al., 2000), magnetic fields (M. Chen et al., 2003), laminar flow in
microfluidic channels (Messer, Song, & Yang, 2000), and optical traps (Pauzauskie et al., 2006).
Although these methods have resulted in promising results for integration of the nanomaterial on
the wafer scale, it is difficult to make electrical contact between the nanostructure and electrodes.
For good electrical connection, additional processes such as annealing are required. Also, the
scratching process for individually separating nanostructures from a substrate would damage
them.
In this work, a nano ZnO dot is synthesized by thermal oxidation followed by Zn
evaporation across the tips on a nanogap device. Firstly, a 50nm thick nickel (Ni) film is
thermally evaporated on the silicon tips, which are separated by less than 100nm. A 50nm thick
Zn film then is evaporated without breaking the vacuum of 7 x 10-7 Torr to prevent oxidation of
the deposited Ni film and to promote the adhesion of the Zn film on the Ni film. The Ni film
underneath Zn serves as the electrical pad for the nanostructure formed. Fig. 4.1 shows the
fabrication process for a laterally formed nano ZnO dot across the silicon nanogap device. The
thickness of the evaporated film is chosen to cover the nanogap as shown in Fig. 4.2 (a) and (b).
Fig. 4.1 (a) shows the SEM image of the initial nanogap device and Fig. 4. 2 (b) shows an SEM
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image of the initial nanogap filled with ZnO thermally oxidized from evaporated Zn. In our
experience, the total thickness of the evaporated material should be larger than the initial nanogap
size to fill the nanogap with evaporated material.

Fig. 4.1 Cross sectional views for ZnO nanodot forming process. (a) Initial silicon
nanogap device. (b) Evaporated Ni on the device. (c) Evaporated Zn on Ni film.
(d) ZnO formation by Zn oxidation.
After evaporation, thermal oxidation is performed at 500°C for 2 hours in a quartz tube
furnace with 5 sccm oxygen gas. The quartz tube furnace is naturally cooled down to room
temperature. The oxygen flow rate is controlled by a mass flow controller (MFC), and the furnace
temperature is increased at 50°C/min. The oxidation process allows the entire 50nm thick Zn film
to be converted to ZnO film as shown in Fig. 4. 3 (a) and (b). The ZnO film formed shows dense
structures composed of very fine particles, exhibiting granular structure as shown in Fig. 4. 3 (a).
The SEM image in Fig. 4.3 (b) shows the cross section of the uniform Ni layer and ZnO layer.
Other researchers have reported similar oxidation methods to form ZnO with deposited metallic
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Zn film (S. Cho et al., 1999; Z. W. Li, Gao, & Reeves, 2005; Nwoko & Uhlig, 1965; Rambu,
Sirbu, & Rusu, 2010; Y. G. Wang et al., 2003).

Fig. 4.2 SEM image of the fabricated nano ZnO dot. (a) Initial nanogap device. (b) The
nanogap device thermally oxidized after Zn evaporation.

Fig. 4.3 SEM image of ZnO film. (a) Top view of dense ZnO film. (b) Cross-sectional
view of Ni and ZnO layer after thermal oxidation.
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To confirm conversion of Zn film to ZnO, X-ray diffraction (XRD) is performed as
shown in Fig. 4. 4. The XRD pattern exhibits the peaks at 31.8°, 34.5° and 36.2°. The peaks are
characteristic of the hexagonal ZnO crystalline structure (Rambu, Sirbu, & Rusu, 2010). The peak
at 51.6° is the corresponding Ni under the ZnO film. The existence of the peak of Ni shows that
the Ni layer is undamaged during Zn thermal oxidation together with visual SEM image shown in
Fig. 4. 3 (b).

Fig. 4.4 XRD data of the ZnO formed by thermal oxidation of metallic Zn film. The data
shows ZnO diffraction peaks confirming the conversion of Zn film to ZnO film,
and a Ni peak underneath ZnO film.
4.1.3

Experimental methods and results for nano ZnO dot LED

The optical and electrical properties of the laterally suspended nano ZnO dot, which is
directly integrated to the silicon nanogap, were studied. To understand the optical properties of
the fabricated device, the spectrum of the light emitted from the nano ZnO dot with DC bias was
measured and analyzed. The light intensity with respect to the applied DC bias was measured and
photon rate was investigated based on the measured light intensity. Also, the I-V curve for the
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fabricated nano ZnO dot LED was measured, and the property of the metal-semiconductor-metal
(M-S-M) junction was investigated.
Before investigating the electrical and optical properties of the nano ZnO dot, the
electrical conductivity of the metallic nanogap device and electrical leakage were analyzed. The
electrical conductivity in a pad and electrical leakage between the electrical contact pad and the
handle wafer were measured using an HP 4145A semiconductor analyzer right after the metal
evaporation on the device in a shield chamber. The semiconductor analyzer, which has a source
measure unit (SMU) is used to measure the current passing through electric pads and a handle
wafer. In the test setup configuration, SMU1 and SMU2 in the semiconductor analyzer are
connected to the nanogap electrode and handle wafer respectively. The output connector of each
SMU establishes a triax interface in the semiconductor analyzer. In this test, the measured current
level is less than 1nA, and it is recommended to use a guard conductor for low current
measurements to protect losses and stray field distortion. For sensitive measurements, the guard is
used to minimize the losses from signal to ground by applying the signal voltage to the guard.
However in our measurements we did not use the ground, because we used two SMUs with a two
port measurement configuration. In this setup, using a guard to protect the main signal is required.
Fig. 4. 5 illustrates the recommended connections for low current measurement and high
resistance measurement, respectively. The signal (core conductor) and guard (inner shell
conductor) of the triax cable are used with a triax-to-BNC converter to connect the coaxial cable.
Fig. 4. 5 shows the full setup connections with BNC interfaces and device under test (DUT)
connections protected by metal guard connected configuration.

73

Fig. 4.5 Experimental set up for measuring low current with an HP4145 A semiconductor
analyzer

A chamber consisting of a microscale 3 axes stage controlling the position of the device,
four 3-axes manipulators positioning probes, and a probe establishing physical contact with the
device was used for achieving an exact contact position between the probes and the electrical pad
on the device, as shown in Fig. 4. 6. For measuring low current, the method using a guard shown
in Fig. 4. 5 was adopted.

Fig. 4.6 The chamber for measuring electrical isolation and conductivity between the
electrical pad and the handle wafer of the fabricated nanogap device.
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Fig. 4.7 Schematic illustration of the measurement set-up for measuring leakage current
between electrical pads and handle wafer and for checking electrical isolation

Fig. 4.8 Basic electrical properties of metallic nanogap (30nm Nickel deposited on the
silicon nanogap). (a) Electrical conductivity at an electrical pad, (b) Electrical
leakage between an electrical pad and a hadlewafer after blank evaporation.
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In the measurement of electrical conductivity with the semiconductor analyzer, the
instrument was controlled through Labview, and the measured data was saved in the computer,
which was connected to the instrument as shown in Fig. 4. 7. In this measurement, voltage (0 ~
25V) was swept as a source. The conductivity of thermally deposited 30nm Ni in an electrical pad
and the leakage current between the electrical pad and the handle wafer was measured. The
voltage source was increased in 0.25 V steps, and in total 101 points were measured. The current
compliance was applied to protect the electrical pads from breaking owing to Joule heating. In
order to measure the electrical conductivity of the deposited metal, the measurement was
performed in an electrical pad. As a result, the measured current reached the compliance current
as shown in Fig. 4. 8 (a) and the leakage current was 100 femto ampere (fA) as shown in Fig. 4. 8
(b). Fig. 4. 1 shows the electrodes are separated by more than a few µm of air resulting from
undercut etching of the buried oxide, which ensures very good electrical isolation. Therefore,
most of the current flows though the nanogap.

Fig. 4.9 Schematic illustration of the experimental setup for investigating
electroluminescence of nano ZnO dot.
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Using the device configuration, which allows ignoring the leakage current,
electroluminescence (EL) of the nano ZnO dot was investigated to understand the optical
properties of the device. To apply electric current to the device, a Keithley 2400 meter is
connected to the Ni layers, which were used as electrodes on the device as shown in Fig. 4. 10 (a).
For DC bias, two tungsten probes were wired to the source / meter with a BNC cable, and the
probes made physical contact with the Ni layer. A tungsten probe was installed on the micro
manipulator for controlling probe position for accessing the micro-size electrodes.

Fig. 4.10 Visible emitted light from the nano ZnO dot with DC bias in microscope. (a)
Nanogap device on which ZnO is integrated before biased. (b) Nanogap device
showing photon emission.
Fig. 4. 10 (b) shows a microscope image of a visible light emitted from the ZnO under
1µA DC bias. The position of the emission of light was observed at a position exactly
corresponding to the location of the ZnO. It proves that the synthesized nano ZnO dot was a
source of electroluminescence. Only the ZnO film between the nanogaps was electrically active
and the light was emitted only from the synthesized film. Fig. 4. 10 (a) shows the device under an
optical microscope before a bias is applied. Fig. 4. 10 (b) shows the device under 1µA bias in the
dark. The light intensity from the ZnO nanostructure under the bias was bright enough to be seen
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through an optical microscope at 200X magnification with the bare eye, and the location of light
emitting exactly corresponded to the location of the synthesized nano ZnO dot.

Fig. 4.11 Schematic illustration of typical monochromator having CCD camera for
spectroscopy.
For a detailed investigation of the optical properties of the light emitted in the device, the
spectrum was measured with monochromator installed with a charge-coupled device (CCD)
camera. The monochromator used was an Acton SP-2356 of Princeton Instruments, and the CCD
camera was Cascade 512B. The monochromator is composed of three main components,
including a diffraction grating, slits, and spherical mirrors as shown in Fig. 4. 11. The entrance
slit determines the amount of light entering into monochromator as its size is mechanically
controllable. If the slit is opened widely, the resolution is decreased due to imaging effects.
Otherwise, the narrow slit width results in a diffraction effect reducing resolution. The spherical
mirror collimates the light entering through the silt to convert the light to parallel rays. The
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collimated light is diffracted from the rotating diffraction grating, and then the light is collected
on another reflective mirror, which refocuses it on the exit slit. Since each wavelength of light in
the diffracted light beam focuses on a different position through the reflective mirror,
monochromatic light with respect to the rotation angle of the diffraction grating is observed by
CCD camera, and the intensity and wavelength of the light is calculated for a spectrum of
incident lights.

Fig. 4.12 Schematic illustration of the experimental setup for determining the spectrum of
the light from the nano ZnO dot

For obtaining the spectrum of the light from spectroscopy of the nano ZnO dot, the
monochromator and the device are located in a black box to block any incoming light as shown in
Fig. 4. 12. The device is fixed on a device-holding jig adjusting the location of the device in 3
directions. The jig is used to focus the device on the lens which is installed on the entrance slit.
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As in the previous light emission experiment, the device is connected to the Keithley 2400 for DC
bias through tungsten probes. When the current is biased, the emitting light passes through the
monochromator, and the CCD camera measures the light. The intensities with respect to the
wavelengths are measured by the program “Winspec”. Fig. 4. 13 shows the spectrum of the
electroluminescence for the fabricated nano ZnO dot with the experimental setup.

Fig. 4.13 Measured electroluminescence at 1µA bias from nano ZnO dot between
metallic nanogap.
A typical spectrum obtained from the device in this work is shown in Fig. 4. 13. The
measured spectra of electroluminescence from the ZnO nanostructure show a broadband of
emission with major peaks between 600 and 700nm. The spectrum is very similar to that in the
previously reported work, in which the electroluminescence shows a broad visual band but no
noticeable UV wavelength. Although the bandgap of the ZnO corresponds to the UV wavelength
(3.3eV), it shows green light emission due to the oxygen vacancy and also red emission at 700nm,
which is attributed to the zinc vacancies or excess oxygen (C. H. Ahn, Kim, Kim, Mohanta, &
Cho, 2009; Bano et al., 2010). Low UV intensity from the measured electroluminescence could
be due to relatively lower carrier density than that for photoluminescence and recombination of
the injected carriers at defects and surfaces, states more effectively than from band edge.
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Furthermore, the cause of the visual spectrum without UV line from the ZnO structure might
result from dislocations related to luminescent centers including surface states and Zn vacancies
(Hsieh et al., 2009; Ohashi et al., 2005; Radoi, Fernandez, Piqueras, Wiggins, & Solis, 2003) .

Fig. 4.14 A M-S-M model fit of a measured I-V charateristics from the nano ZnO dot
across nanogap.
To further investigate the electroluminescence from a nano ZnO dot between the metal
tips, the measurement of the current-voltage characteristic was performed. Basically, the I-V
curve, determined by the transport of charge inside the device, has been used to study a device’s
fundamental parameters. The experimental setup used for I-V measurement is similar to the
experimental setup for measuring leakage current as mentioned in the previous chapter, as shown
in Fig. 4.3 and Fig. 4.4. The applied voltage for the measurement is scanned from -25V to 25V
with a 1V increment. In each voltage, current is measured, and the result is shown in Fig. 4.14.
The measured I-V characteristic shows a typical metal-semiconductor-metal junction
characteristic which is essentially two metal-semiconductor contacts connected back to back. The
PKUMSM program (Z. Zhang et al., 2007) was used to fit the measured I-V curve and to extract
the semiconductor parameters such as the Schottky barriers of the device as shown in Fig. 4.14.
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The extracted values of the barrier height are 0.525 eV and 0.565 eV respectively and the values
are asymmetric. This asymmetry may result from Ni-Zn alloy formation at their boundary.
Furthermore, resistance of the nano ZnO dot, doping concentration, and carrier mobility were
extracted, and the values determined are 104 MΩ, 3.86×1017 cm-3 and 1.81×10-2 cm2/(V sec),
respectively. From the extracted values of the barrier height, the energy band diagram at
equilibrium shown in Fig. 4.15 was developed. The left junction (J2) is reverse biased and the
right junction (J1) is forward biased. At junction J2, two type of electron transports are possible :
thermionic emission and thermionic field emission. In thermionic field emission, electron-hole
pairs can be generated by impact ionization. At junction J1, holes from metal are injected. In both
cases, light emission occurs and electroluminescence form the hole injection is dominant until the
space-charge-limited effect occurs.

Fig. 4.15 A M-S-M model of the nano ZnO dot device. Energy band diagram of Ni-ZnONi under a DC bias.
The work function (qΦs) and electron affinity (qχ) of synthesized ZnO have been
reported to be 4.45 eV and 4.29 eV, respectively (Hossain et al., 2003), and the work function
(qΦm) of Ni is 5.15 eV. Therefore, the Schottky barrier heights at each junction are 0.86 eV.
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However, the extracted value shows a difference from the calculated value. The difference may
come from the completely depleted ZnO between the Ni covered tips. At equilibrium, the ZnO
with the metal contacts are completely depleted assuming the typical concentration of doping of
ZnO is 1017/cm3.

( 4. 1 )

√

where W is length of depletion region, V0 is difference between the work function of Ni and work
function of ZnO, ( V0 = qΦm-qΦs = 5.15 eV - 4.45 eV = 0.7 eV, V0 = 0.7 V ), εs is the relative
dielectric constant of ZnO (εs =7.8), ε0 is the permittivity of free space ( ε0 = 8.85 × 10-14 F/cm ), q
is charge on an electron or hole (q = 1.6×10-19 C), and Nd is the concentration of the doping of
ZnO (Nd = 1017/cm3). Therefore, the depletion width is calculated as follows,

√

√

( 4. 2 )

Since the typical size of nanogap is less than 100nm, the nano ZnO dot and Ni junction is
completely depleted. Due to this condition, any bias voltage is higher than a reach-thorough
voltage (VRT) at equilibrium. The electroluminescence from hole injection at J1 is dominant in the
suspended nano ZnO dot LED device. Electroluminescence from avalanche breakdown at J2 is
expected to occur at a much higher voltage, which is the voltage causing the space-charge-limited
effect. In our case, the avalanche breakdown voltage has not been determined due to the device
breakdown.
Fig. 4. 16 shows measured light intensity from the nano ZnO dot light emitter with
respect to different levels of applied voltages. The measured turn-on voltage for light emission is
12.5 V. The photon-count is integrated for intervals ranging from 1 to 180 sec at each
measurement point and is normalized to photon-count per second. The inset in Fig. 4. 16 shows a
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close-up view of the photon rate converted from the measured intensity between the applied bias
of 12.5V and 20V. The photon rate at 12.5 V is estimated to be ~9000/sec. The photon rate
increased as high as 107/sec at 40V.

Fig. 4.16 Measured light intensity from a nano ZnO dot light emitter. The inset shows
photon counts per second.

4.1.4

Conclusion

In this section, an effective method of direct integration of a nano ZnO dot across the
fabricated nanogap tips of the nanogap device is presented. The novel method offers an effective
way to build an electronic device with nanomaterial without time consuming and complex
processes. The nano ZnO dots are integrated at exact positions, and wafer scale integration is
performed by Zn thermal oxidation after Ni and Zn thermal evaporation. The Ni layer is not only
used for electrodes consisting of an M-S-M junction, but also acts as an adhesion promoting layer
for Zn evaporation. To investigate the conversion of Zn to ZnO through thermal oxidation, SEM
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measurement and XRD were performed. The optical and electrical properties of the fabricated
nano

ZnO dot LED were investigated. For studying the

optical properties, the

electroluminescence of the device was measured with constant current bias. Although the
bandgap of the ZnO corresponds to the UV wavelength, the fabricated devices show peaks
between 600nm and 800nm in the electroluminescence spectrum due to intrinsic defects including
O vacancies and Zn interstitials. The electrical properties were studied by I-V measurement with
a semiconductor analyzer. The measured I-V curve was well fitted with a PKUMSM program,
and the values of Schottky barrier’s height were extracted and compared to calculated values.
4.2 Nanogap formed by field-induced atomically sharp tips

As mentioned in the previous chapter, a platform having a nanoscale gap defined by
metallic tips has been extensively studied because of its ability to synthesize and/or characterize
nanoscale electronic structure. For example, the conductance quantization which jumps on the
order of the conductance quantum, 2e2/h, and the tunneling current for different sizes of nanogap
created mechanically controllable metallic nanogap device was investigated at low temperature
(Ruitenbeek et al., 1996). In order to generate coherent multiple electron beams, the apex of a
sharp nano-object made by a multi-walled carbon nanotube (MWCNT) wase used (B. Cho,
Ishikawa, & Oshima, 2007). The self-breakdown mechanism of the atom sized junction in the
microfabricated mechanically controllable break junction (MCBJ) was exploited at room
temperature under various displacement rate conditions (Tsutsui, Shoji, Taniguchi, & Kawai,
2008) . Electron transport through fulleropyrrolodine terminated molecule bridging, and a
graphene nanogap was investigated. The graphene nanostructure was used as a platform for
single-molecular electronics for the transistor effect (Bergvall, Berland, Hyldgaard, Kubatkin, &
L\ofwander, 2011) . For detecting substances that are invisible to the human eye and tiny
biomolecules, various types of nanogap devices have been employed (X. Chen et al., 2010).
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Planar type nanogap devices have been used for gold nanoparticle-labeled biosensing and
nanoparticle-enhanced biosensing. Vertical nanogap devices have also been applied in biosensing
of DNA or RNA. The nanogap devices with three terminals have been used to detect the
molecular binding events of very small quantities of biomolecules and to identify antibodies,
enzymes or proteins by measuring voltage, resistance and capacitance. However, the work on
nanogap platforms has focused on only reducing and controlling the size of the gap at the subnanometer scale without considering the control of the radii of curvature of the tips that make up
nanogap devices. The large radius of curvature of the tips leads to growth of interesting
nanomaterials and nanostructures across nanogap devices in uncontrolled orientations and
material states. Additionally, since the nanogap device in most of these platforms are in
physically direct contact with the substrate, it is difficult to decouple the electrical, magnetic,
chemical or mechanical interaction between the nanostructure and the substrate (Anantram &
Leonard, 2006; Y. Yang et al., 2012) .
In this chapter, the approach to define a precise nanogap size and atomically sharp tip
radius of curvature, by directly controlling tip-to-tip interaction using an external electrical field,
is presented. The approach presented allows nanogap devices having tips of less than 1nm radius
of curvature. The applied external electric field leads to metal ion transport at the cathode tip and
results in host metal dendrite growth, as well as the grown tips forming nanogaps being selfaligned to each other due to the applied local electric field. To investigate the growth of the
dendrite between metallic nanogap, in-situ measurement were performed.
4.2.1

Suspended single nanostructure

A nanostructure growth method based on the ZnO nanogap devices is presented, which
allows for direct growth of a suspended single nanostructure across the nanogap in air and at
room temperature. The structure grown is also located at a specific location. This work provides
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an effective way for integrating a nanoscale structure on existing electronic devices. Furthermore,
the suspended single nanostructure has an ideal configuration for building electronic devices that
minimize leakage currents.

Fig. 4.17 Experimental setup for nanostructure growth in air and at room temperature by
DC current bias

Fig. 4.18 Ni/ZnO coated nanogap tip fabricated by thermal Zn oxidation

The growth is initiated by high electric field caused by a current bias of 1 nA and the
experimental set up is shown in Fig. 4. 17. In case of a ZnO nanogap, fabrication processes were
similar to the processes which were performed for nano ZnO dot LED described in the previous
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section. However, the initial nanogap was not filled with by the metal evaporation. In other words,
the metal depositions and Zn thermal oxidation reduced the nanogap size and a ZnO nanogap
device is formed as shown in fig 4. 18.

Fig. 4.19 Nanoscale structure growth between the nanogap under high electric field. (a)
The tips forming the nanogap are covered with Ni/ZnO. Initially, a nanogap
exists at this stage. (b) A DC bias of 1nA is applied across the nanogap while
monitoring the voltage change. (c) SEM image of the device after the DC bias.
(d) Magnified SEM view of the nanogap in (c). A visible single nanostructure is
bridged across the initial tips.
Figs. 4. 19 and 4. 20 show nanostructures grown based on the ZnO nanogap devices.
When the electrical source was applied to the devices, the potential difference across the device
increases as a function of time until its maximum limiting value, compliance voltage, or until the
value needed to establish a DC bias current of 1 nA through the device under test was reached.
This voltage change across the nanogap is monitored during the biasing step, and the voltage
versus time graph is shown in Fig. 4. 19 (b) for the devices. In this case, the initial size of the gap
was 80nm, and the voltage across the nanogap increased until the compliance voltage, 70V, and
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the value was held for 10 seconds. The voltage, termed the break-down voltage, abruptly dropped
to 15V when the gap was bridged by a suspended nanostructure. Once the nanostructure bridge
was formed across the nanogap, the voltage was maintained and the average electric field across
the nanostructure was estimated to be on the order of 2 × 109 V/m. Also, the average current
density was estimated to be approximately 5 × 106 A/m2, assuming an average nanostructure
radius of 8.5nm.

Fig. 4.20 Grown nanostructure across initial 50nm nanogap. (a) SEM image of 50nm
initial gap device. (b) Monitored voltage respect to the time with 1nA DC bias. (c)
Overview of grown nanostructure. (d) Magnified grown nanostructure induced
by electric field.
Fig. 4. 20 shows another experimental result, which was conducted with an initial 50nm
nanogap. In this case, the voltage reached 65V and then suddenly dropped. The variation of
maximum voltage with respect to the initial gap size indicates that the electric field across the
nanogap is an important factor for nanostructure growth. Also noticeable, the nanostructures
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grown were asymmetric as shown in Fig. 4. 19 (d), Fig. 4. 20 (d) and Fig. 4.21. The nanostructure
on the negative terminal tip was larger than that of the positive terminal. The formation and shape
of the nanostructures was consistent for 20 of 25 devices used in this work. When the initial size
of the nanogap of the other five samples was less than 10nm, multiple nanostructures were grown
across the nanogap, and the shape was more symmetric as shown in Fig. 4. 21 (d).

Fig. 4.21 SEM images of nanostructures grown between the nanogaps. Four different
nanogaps show different asymmetric shaped of nanostructures. The initially
narrow nanogap device in (d) shows growth of the multi nanostructures.
The physical and electrical properties of the nanostructure grown were monitored after
another DC bias of 1nA was applied to the device for 24h in air and at room temperature. No
further shape changes of the nanostructure are observed in SEM images, and the resistance
change was less than ±5% with respect to the initial resistance value. To understand the electrical
properties of the nanomaterials grown, I-V curves of the devices were measured using a HP4145
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semiconductor analyzer. Fig. 4. 22 shows the measured I-V curve after the nanostructure was
grown across the nanogap. The voltage is swept across the nanogap device and current is
monitored. The voltage bias was limited ±15 V owing to a tendency to damage the nanostructure
by burn-through with high voltage. The I-V data in Fig. 4. 22 show typical M-S-M junction
characteristic like that in Fig. 4. 14 which shows the I-V characteristic of the nano ZnO dot light
emitter. The Ni used as the electrode in this work should form a Schottky contact with ZnO.

Fig. 4.22 I-V curve of the device shown in Fig. 4. 18. The I-V data show typical M-S-M
junction characteristic, which is back-to-back Schottky diode.

4.2.2

Device fabrication for studying a growth mechanism with in-situ TEM

For a more detailed investigation of the growth mechanism of nanostructures induced
across nanogap by an electric field, in-situ transmission electron microscopy (TEM)
experimentation is required. To create a device adaptable to in-situ TEM, additional processes
such as making thru-holes in a handle wafer of a SOI wafer and forming an individual die for
installing the die onto a TEM holder were required with the fabricated nanogap device. The thru-
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hole has to be located between the tips forming the nanogap for passing electron beams and the
size had to be controlled to keep the mechanical strength of the tip and electrode.

Fig. 4.23 SEM images for Ni deposited nanogap device. (a) Overview of fabricated
suspended metallic nanogap device. (b) A close-up SEM view of the metallic
nanogap.
First of all, for long-time etching of 600µm thick handle wafer, a 150nm thick, lowstress silicon nitride film was deposited by LPCVD on the fabricated silicon nanogap device. The
pattern for etching silicon nitride was printed on the back side of the SOI wafer through a back
side aligner. In this step, the patterned photoresist acted as an etch mask for etching silicon nitride
film in RIE. The RIE for the silicon nitride film etching was performed in a vacuum system
maintaining 300mTorr, and CF4 gas was introduced as a reaction gas. After etching the silicon
nitride film, the exposed silicon area was etched by a wet chemical anisotropic etchant, KOH, for
32 hours at 60°C with the KOH bath system described in the previous chapter. In this fabrication,
the silicon etching that determines the size of thru-hole was self-terminated by four (111) planes
and the size was 60µm x 60µm on the top of the handle wafer as shown in Fig. 4. 23 (a). In this
etching step, the silicon etching for die separation was conducted simultaneously with the
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creation of a thru hole. The tethers offered mechanical stability of each die after etching as shown
in Fig. 4. 23 (a).
After thru-hole etching and die separation were performed, metal was evaporated on the
nanogap device. Since the fabricated nanogap device was physically isolated from the substrate, a
2µm space between the device layer and handle wafer, any lift off process or shadow mask,
which are time consuming and lead to complex processes, is not needed for forming metallic
electrodes. The fabricated nanogap device configuration, suspended nanogap device, allowed
blanket evaporation of various metals such as gold (Au), aluminum (Al), nickel (Ni), chromium
(Cr), and copper (Cu) for electrodes. For thin film metal deposition, a high vacuum evaporator
having mechanical and diffusion pumps capable of 5 x 10-8 Torr ultimate pressure was used.
Also, the evaporator used Joule heating to melt the metal source in a tungsten basket, an alumina
coated tungsten basket, and a crucible. In this work, a 60 nm thick Ni layer was thermally
evaporated over the entire device under a vacuum of 7 x 10-7 Torr. During the process, the
evaporation rate and thickness were monitored using a monitoring system including a quartz
crystal located in the evaporation chamber. The deposited Ni served as a metal source for metal
ion transport by an electric field as well as metal electrodes. Fig. 4.23 (b) shows an SEM image of
the final Ni layer deposited nanogap device.
The silicon nitride film deposition process for forming a silicon etch mask for KOH
etching had two other functions. The first role was preventing silicide formation, which changes
electrical contact conductivity when contact metal is thermally evaporated on the silicon tips and
electrodes. The SiN film between the top silicon layer and the metal film originally blocked the
diffusion and interaction for forming silicide. Therefore, an electrical interaction between the
metallic electrode and the silicon substrate was removed when the device was biased for
generating a high electric field. The second effect was to reduce the initial size of silicon nanogap
as shown in Fig. 4. 24. When the silicon nitride was deposited on the silicon device, the
micromachined nanogap was reduced by approximately 70nm, with 150nm SiN film deposition.
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Also, the metal evaporation further reduced the nanogap size in the same manner. Although the
SiN and metal deposition resulted in increasing the radius of curvature of the tips, this effectively
reduced the size of gaps.

Fig. 4.24 Schematic illustration for sectional view of nanogap device on which silicon
nitride is deposited and nickel is evaporated.

4.2.3

Experimental method and results for in situ TEM of nanostructure growth

To investigate the growth mechanism of nanostuructures between metallic tips by metal
ion transport, the fabricated device was installed on a TEM holder, and in-situ TEM was
performed. Since the grown nanostructure was too small to be observed in SEM, TEM was
adopted and a real time image was acquired by camera, which was installed in the TEM.
A die separated from a wafer was 2.5mm x 2.5mm in length and width, respectively, as
shown in Fig. 4.25 (a). The size is required to install the die in a TEM holder. For easy handling
and stable installation of one small die in the TEM in-situ holder, a die holder which was
fabricated with silicon substrate was used, as shown in Fig. 4. 25 (a). The holder had frames for
holding the nanogap device, and thru holes for electron transmission for TEM were fabricated
using a KOH anisotropic etching approach with a silicon wafer, on which silicon dioxide and
silicon nitride were initially deposited. After the device was installed on the holder, a wire was
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needed for electrical connection between the electrical pad of the nanogap device and the
electrode of the TEM holder. One end of the wire was connected by silver epoxy on the nanogap
electrodes as shown in Fig. 4. 25 (a), and the other end was soldered to the electrode of the TEM
holder as shown in Fig. 4. 25 (b). The copper wire used was coated with an insulator, and the end
points of the insulator were removed by a laser for firm electrical connections. The TEM holder
was installed on the JEM 2100F, which is high resolution field-emission TEM, and the in-situ
experiment is performed.

Fig. 4.25 Nanogap device for in-situ TEM. (a) Nanogap device and the device holder for
stable installation to the TEM holder. (b) The installed nanogap device on the
TEM holder.
To investigate the metal ion transport under an electric field, a 10nA DC current bias was
applied across the nanogap. The maximum voltage drop was limited using the bias compliance of
the Keithley 2400 source/meter, and the compliance was set up to 100V as shown in Fig. 4. 26. In
this biasing configuration, the nanogap forms an open circuit initially, causing the initial current
to be zero. By applying a high electric field (~109 V/m) at the tip, the dendrite-like nanostructure
was grown from the cathode toward the anode tip, where the electric field is the highest across the
nanogap.
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Fig. 4. 27 shows in-situ TEM images of a nanostructure growth sequence over time for a
constant current, 10nA. The electrical current between the electrodes forming the nanogap
increased during the ion transfer progress as shown in Fig. 4. 28 (a). In spite of the current
fluctuation in the process of nanostructure growth in Fig. 4. 28 (a), the trend of current change
shows that the current increased until the set bias current 10nA. When the current was equal to
the set bias, the nanostructure growing from the cathode bridged the gap to the anode. Also, the
voltage dropped abruptly when the current reached the set value shown in Fig. 4. 28 (b). The
cause of the current fluctuation could be the result of the growth of multiple nanostructures on the
cathode tip, which would change the local electric field. The trend of voltage change during insitu TEM was similar to the nanostructure growth in air and room temperature described in the
previous chapter, although the growth time was longer than for the experiment in air. The cause
of longer growth time could be due to interference of the electric field across the nanogap
electrodes by the 200kV electron beam used in TEM for monitoring.

Fig. 4.26 Schamatic illustration of measurement set-up for metal ion transfer growing of
the dendrite nanostructure across nanogap.
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Fig. 4.27 In-situ TEM images of the growth of the nanostructure with 10nA bias across
nanogap. The bias polarity is indicated on the tips. (a) Ni nanogap at the
beginning of current bias, (b) Dendrite nanostructure starting to grow, (c) Further
growth of the nanostructure, (d) Fully grown nanostructure between tips.

Fig. 4.28 Measured DC bias during in-situ experiments for growing the nanostructure. (a)
Current profile across nanogap, (b) Voltage drop across the nanogap.
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Fig. 4. 29 shows the length and the growth rate of the nanostructure across the nanogap
with respect to biased time. The growth rate was ~ 0.034 nm/s during most of the growth duration.
As the nanostructure was growing toward the anode tip, the growth rate increased due to the
upward trend of the electric field. The cause of the increasing electric field was reduction of the
distance between tips, although the biased current was constant.

Fig. 4.29 The nanostructure length and growth rate with respect to the DC bias time. (a)
Linearly increasing length of nanostructure between metallic tips. (b) Growth
rate of nanostructure with respect to the time.
Fig. 4. 30 shows the result of energy-filtered TEM (EFTEM) for the nanostructure grown.
The presence of C and Ni was detected using JEM 2200FS having an in-column energy filter.
The result supports the growth mechanism by showing that nickel is one of the two predominant
elements in the nanostructure grown, as shown in Fig. 4.30 (c). The presence of carbon in the
nanostructure shown in Fig. 4. 30 (b) is likely an artifact resulting from electron-beam induced
deposition during the in situ TEM experiments (Bachtold et al., 1998; Zaitsev, Shtempluck, &
Buks, 2012). The resulting radius of curvature of the tip of the dendrite was typically less than
1nm as grown.
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Fig. 4.30 EFTEM analysis image for the grown nanostructure in Fig. 4. 27. (a) TEM
image focused on one of the nanostructure grown, (b) Carbon element in the
nanostructure, (c) Ni element in the nanostructure.

4.2.4

Nanostructure growth mechanism

Research interpreting the nanostructure growth mechanism induced by an electrical field
has been recently performed. Specifically, the filament growth and dissolution mechanism in
metal-insulator-metal (MIM) has been actively studied with the various MIM configurations. The
MIM configuration consists of electrical conductors with metals including silver (Ag), copper
(Cu), nickel (Ni), and platinum (Pt), as well as insulators including silver sulfide (Ag2S), silicon
dioxide (SiO2), aluminum oxide (Al2O3), and porous silicon. The filament growth and dissolution
mechanism results in bipolar switching characteristics, called a memristor which is a two terminal
non-volatile memory device based on electron or ion migration induced switching effects. The
understanding of the filament growth and rupture mechanism is crucial for application of a
memristor as a memory cell, usually called a resistance switching random access memoriy.
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Generally, four different mechanisms, electromigration (Yuk et al., 2010), field ion
emission (Kume, Tomoda, Hanada, & Shirakashi, 2010), cation migration (Y. Yang et al., 2012)
and anion migration (Waser & Aono, 2007), are deeply related to nanostructure growth by metal
ion transport under a high electric field. In the four mechanisms, cation migration on a substrate is
caused by the electrochemical metallization and dissolution of elemental metal-based filaments at
the anode. Cation migration occurring through dielectric substrate materials such as silicon
dioxide, aluminum oxide, and amorphous silicon is also closely related to the ion mobility in the
substrate, and the mobility of the cation determines the growth direction as well as shape of
filament. The field ion emission between metallic nanogaps on the silicon dioxide layer results in
the atom migration from anode to cathode. On the other hand, anion migration is realized with
transition metal oxide, which is used as an insulator. The mechanism has been described by
migration of oxygen vacancies toward the cathode, which also depends on the interaction with the
host material.
In our device configuration, any direct interactions between metal ions and the substrate
can be ignored since the nanogaps are electrically and mechanically isolated from substrates.
Therefore, the metal ion migration is the sole parameter due to the interaction with the electric
field and/or electron tunneling current. Eliminating the other mechanisms based on the interaction
with substrates, it is postulated that the ion migration occurs only at the cathode tips. The external
electrons from the source are accumulated in the cathode, and the Ni metallic tips are ionized by
the electrons. The ionized Ni transports toward the anode by a strong electric field between tips in
air and in vacuum as shown in Fig. 4. 20 and Fig. 4. 27. The growth mechanism by ion migration
is also supported by in-situ TEM showing dendrite nanostructure growth at the cathode tip, with
no recognizable change at the anode tip. Also, the stem thickness near the cathode increases
during constant current bias. This result is different from metal filament growth at the anode
reported by Y. Yang et al. and W. Kume et al. Based on the in-situ TEM images of the growth, it
is likely that the nanostructure growth results from the ionization of Ni and/or NiO by electron
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tunneling and transport of the ion under the high electric field at the cathode (D. C. Kim et al.,
2006).
4.2.5

Conclusion

Nanostructure growth across ZnO nanogaps and metallic nanogaps formed by an electric
field between two tips was investigated. The method allows for fabricating a few nanometers of a
nanogap with atomically sharp metallic tips in air and in vacuum. The in-situ TEM to image in
real time is used to interpret the growth mechanism of metallic nanostructure and the image
allows identifying the ion migration mechanism under the strong electric field applied by a DC
current source. The composition of the grown dendrite nanostructure is demonstrated to be the
same as the host material using EFTEM analysis, although carbon is present due to the electron
beam enhanced deposition in TEM. Also, when different materials such as metals, polymers, and
oxide-based materials are deposited on the fabricated suspended nanogap, it is possible to use the
nanogap device as a platform for nanoscale synthesis and characterization.
The reason for growth of dendrite nanostructure can be explained by a localized high
electric field accompanying the nanostructure growth. The nanogap size is reduced to a level
which is compatible with single molecular electronic, since the length of dendrite nanostructures
grown between tips can be determined by controlling the bias termination at the atomic scale.
Therefore, the suspended atomically sharp nanogap device formed by ion migration could
increase the probability of integration of a single molecule. The method offers optimal electrodes
as a platform for single molecule electronics.
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5. CONCLUSION
A nanogap device is a core component necessary for creating a practical electronic device
in nanotechnology, and they are employed to understand physical and electrical properties of a
single molecule and nanostructures, which are the building blocks of a nanoscale device and
system. The nanogap device presented in this work provides feasibility for direct integration of a
nanomaterial. A novel method of forming a suspended atomically sharp tip grown across metallic
tips is developed, and the growth mechanism is studied. The nanogap device formed by
atomically sharp tips could be compatible with molecular electronics.
A nanogap device designed is realized with optical lithography, which is the standard
patterning approach in the semiconductor industry. The approach shows off outstanding
advantages in productivity and repeatability. Some challenges have to be considered in using the
approach in nanoscale device fabrication. The drawbacks of the optical lithography in fabrication
of a nanoscale device are insufficient critical resolution and a pattern misalignment from mask
aligning.
In this work, anisotropic wet chemical etching is applied to overcome the critical
dimension of the optical lithography in fabricating a nanoscale device. The anisotropic etching
approach allows an effective way to form zero-dimensional sharp tips consisting of nanogap
devices with two time etching. The first etching process forms an atomically sharp vertex
bounded by two (111) planes, and the second anisotropic etching is used to create a nanogap
thorough (100) plane undercut etching for specified time. Furthermore, the novel process called
double layer etch mask is developed to reduce a pattern misalignment resulting in non-uniformity
in wafer scale fabrication. The double layer etch mask eliminates the impact causing the
misalignment, since all of the patterns requiring nanogap formation is established with a mask in
the first pattern, and the following patterning is used just to open a window for exposing the Si
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layer. Therefore, the accuracy of nanogap pattern is the same as a mask resolution, which shows
minimum tolerance to be achievable with optical lithography.
To achieve nanoscale devices with anisotropic wet etching in wafer scale fabrication,
accurate crystallographic axis alignment is required since the etching profile is very dependent on
the silicon crystal structure. The suggested method employing an optical method results in
accurate crystallographic axis alignment. The achieved accuracy of crystallographic axis
alignment is less than 0.05°, and a 50:1 aspect ratio of deep trench can be fabricated with the
method. Also, the limitation of aspect ratio achievable with the anisotropic etching approach is
studied. Although the pattern is perfectly aligned to the silicon crystallographic axis, the
maximum aspect ratio is 50:1, due to finite etch rate of {111} planes. To increase the aspect ratio
of deep trenches using anisotropic wet chemical etching, an improvement of the selectivity for
each plane is required.
Based on the fabricated nanogap device, a nano ZnO dot light emitter was fabricated and
analyzed. The nano ZnO dot was directly integrated onto the silicon nanogap device by Zn
thermal oxidation. To investigate the successful conversion of Zn to ZnO, XRD was preformed,
and the peaks corresponding to ZnO and Ni were obserbed. Also, the electroluminescence of a
nano ZnO dot was measured, and the spectrum showed broad visible light due to the crystal
structure of the thermally oxidized nano ZnO dot. The electrical property of the light emitter
showed a typical MSM model. It proves that the light is from the nano ZnO dot integrated onto
the nanogap device.
The suspended atomically sharp tips grown by an electric field is presented. The method
is useful to reduce initial nanogap sizes by termination of DC bias as well as to form sharp tips of
1nm radius of curvature. To investigate the growth mechanism across suspended nanogap devices,
in-situ TEM was performed. The growth initiated by a strong electric field was monitored in real
time. Although the exact analysis of the mechanism is still controversial, the growth could be
explained by the metal being ionized by electrons accumulated in the cathode. The ion is then
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transported toward an anode by an electric field between the tips. The experimental results could
be used as an example to understand an ion migration mechanism in nanoscale. Furthermore, the
tips could be used as a platform to understand electrical, optical, and thermal properties of a
single molecule.
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APPENDIX A Labview Code
Labview is a useful tool to control instruments with various communication methods
such as general purpose interface bus (GPIB), and serial port. In this work, Labview programs are
made to control all parameters of instruments and save the measured data for measuring I-V
characteristic with HP 4145 semiconductor analyzer. Also, the Keithlely 2400 source/meter for
DC biasing to nanogap device is controlled by programmed Labview program. Fig. A.1, Fig. A. 2,
fig A. 3 and fig A. 4 show the parameter control screens and internal codes.

Fig. A. 1 Parameter control screen for HP 4145
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Fig. A. 2 Internal programs for HP 4145

Fig. A. 3 Parameter control screen for Keithley 2400 source/meter

120

(a)

(b)
Fig. A. 4 Internal programs for Keithley 2400 source/meter
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